FPGA Design Flow - Elvira Systems Sdn Bhd

Course Description
Module 2
This course provides participants with an introduction to designing with
Xilinx FPGAs using ISE® Foundation™ software.
Course Outline
Course Part Number –FPGA-FLOW-01
Who Should Attend?
Professors who are new to FPGAs or Xilinx technology and
wish to use Xilinx FPGAs in digital design.
Junior Engineer / Graduates
Duration: 2 days
Digital design experience
Basic HDL knowledge (VHDL or Verilog)
Understanding of 8-bit microcontrollers
After completing this comprehensive training, you will have the
necessary skills and knowledge to:
Describe the general FPGA architectures and the design flow
Configure FPGA architecture features, such as the Digital Clock
Manager (DCM), using the Architecture Wizard
Communicate design timing objectives through the use of global
timing constraints
Pinpoint design bottlenecks using the reports
Utilize synthesis options to improve performance
Understand the various implementation options
Create and integrate IP cores into your design flow using CORE
Generator™ software
Use ChipScope™ Pro tool to perform on-chip verification
Use the 8-bit PicoBlaze™ microcontroller to interface to various
board components
FPGA Design Techniques
Synchronous Design Techniques
Synthesis Techniques
Lab 4: Synthesis Techniques with Xilinx Synthesis
Technology (XST)
Implementation Options
Core Generator System
Lab 5: CORE Generator Software
Set various synthesis options to improve results
for a simple PicoBlaze design. Download the
design and test in hardware using hyperterminal.
Generate the instruction ROM for a PicoBlaze
design using CORE Generator, initialized with
instructions generated from the PicoBlaze
assembler. Download and test in hardware.
ChipScope-Pro Tool
Lab 6: ChipScope-Pro Tool
o Use the ChipScope-Pro tool to debug a simple
PicoBlaze design using an Integrated Logic
Analyzer (ILA) core.
Register Today
Elvira Systems Sdn Bhd is a premier Design & Consulting company
specializing in designing Embedded & Digital System Solutions,
Partnership for Technology & Commercial Venture and delivering
world-class technical training. Visit www.elvirasys.com for more
Module 1
Basic FPGA Architecture
Xilinx Tool Flow
Lab 1: Xilinx Tool Flow
An introduction to FPGA design flow. Open a
project containing the PicoBlaze 8-bit
microcontroller and simulate the design using the
ISim HDL simulator provided with the ISE
Foundation software.
Architecture Wizard and Pins Assignment
Lab 2: Architecture Wizard and Pins Assignment
Use the Architecture Wizard to configure and
instantiate a DCM into a PicoBlaze design. Assign
pin locations with PACE. Implement design to
generate a bitstream file. Download and test in
hardware using hyperterminal.
Reading Reports
Global Timing Reports
Lab 3: Global Timing Constraints
Enter and analyze the effects of global timing
constraints on a simple PicoBlaze design.
Download and test the design in hardware using
Course Specification
“The Only ARM Accreditation Training Partner in Malaysia”
Elvira Systems Sdn Bhd (976024-T)
6th Floor Suite 16, IOI Business Park
Persiaran Puchong Jaya Selatan
Bandar Puchong Jaya
47100 Selangor
Tel: +603 8064 4190
Fax: +603 8064 2190
E-mail : [email protected]
Web: http://www.elvirasys.com
+603-8064 4190