FMC125 high pin count FMC ADC 4-channel 8-bit ADC

advertisement
FMC125
www.4dsp.com
FMC125 high pin count FMC ADC
4-channel 8-bit ADC - 5 Gsps
The FMC125 is a Quad-Channel Multi-Mode ADC FMC daughter card, fully
compliant with VITA 57.1 Standards. The card provides four 8-bit ADC channels
Features
that enable simultaneous sampling of 4, 2, or 1 channel with a maximum sample
• Quad - Dual - Single 8-Bit Channel Operation
rate of 1.25 GSPS (4-channel mode), 2.5 Gsps (2-channel mode), or 5.0 GSPS
- 4-Channel 1.25 Gsps A/D conversion Mode
(1-channel mode).
- 2-Channel 2.50 Gsps A/D conversion Mode
The sample clock can be supplied externally through a coax connection or supplied
- 1-Channel 5.00 Gsps A/D conversion Mode
by an internal clock source (optionally locked to an external reference). The clock
• VITA 57.1-2008 compliant
tree enables cascading of multiple boards for synchronous sampling. Additionally a
• Conduction Cooled
trigger input for customized sampling control is available.
• 1.25Gsps or 625Msps DDR LVDS outputs
The FMC125 daughter card is mechanically and electrically compliant to the FMC
• Coax front panel inputs on SSMC connectors
standard as established by ANSI/VITA 57.1. The FMC125 has a HPC (high-pin
• Single ended AC-coupled analog inputs
count) 400-pin connector, front panel I/O, and can be used in a conduction cooled
• Flexible clock tree enables:
environment.
- internal clock
The design is based on the E2V Quad ADC EV8AQ160 chip-set having DDR LVDS
- external clock
outputs. The analog signal inputs are available on the front panel on coax connec­
- cascading multiple boards (optional)
tions and have individual calibration circuits for fine-tuning of gain, offset, and phase.
• Mil-I-46058c Conformal Coating Compliant
The FMC125 allows flexible control on clock source, sampling frequency, and
calibration through serial communication busses. Furthermore the card is equip-
(optional)
• HPC - High Pin Count Connector
ped with power supply and temperature monitoring and offers several power-down
modes to switch off unused functions.
(400-pins)
Applications
• Direct RF Down conversion
Clock Input
OPTIONAL
Clock Output
• RADAR/SONAR
Board
Monitoring
Clock
Clock Tree
Status & Control
Trigger
Clock + Data
E2V EV8AQ160
Quad ADC
Clock + Data
Clock + Data
Clock + Data
ADC D
• Ultra Wideband Satellite Digital Receiver
FMC High-pin Count 400-pins
LVDS/LVCMOS18 or LVCMOS25
Reference
Clock or
Sample
Clock
ADC A
• Software defined radio (SDR)
• Medical equipment
• Aerospace and test instrumentation
Support
• User Manual
• Performance Guide
• Reference firmware design (VHDL)
• Reference ISE project for Virtex-5, Virtex-6 and
Spartan-6
• Email support (support@4dsp.com)
www.4dsp.com/FMC125
Corporate Offices:
4DSP Inc • 955 S Virginia St • Suite 214
Reno • NV 89502 • USA
T +1 800 816 1751 • sales@4dsp.com
European Offices:
4DSP BV • Ondernemingsweg 66f • 2404 HN
Alphen a/d Rijn • The Netherlands
T +31 (0) 172 782 190 • saleseurope@4dsp.com
For Digital Signal Processing
design & system integration
FMC125
www.4dsp.com
Performance
FMC125 Performance
• Selectable analog input range
8,0
50
7,8
• Selectable input bandwidth
48
7,6
(500MHz / 600MHz / 1.5GHz / 2.0GHz)
Fs = 1.25Msps
Full scale input
Avg(A,B,C,D)
7,4
ENOB [bits]
• Individual Gain control (±18%)
• Individual Offset control (±50mV)
• Individual Phase control (±14ps)
• > 60dB channel isolation (crosstalk)
46
44
7,2
42
7,0
40
6,8
38
6,6
36
6,4
34
6,2
32
6,0
SNR [dBFs] / SFDR [dBc]
(500mVpp / 625mVpp)
30
0
65
0
55
SNR
0
45
0
35
ENOB
0
25
0
15
50
Fin [MHz]
SFDR
The FMC125 comes with an integrated Cross Point Switch allowing flexible mapping of analog inputs to the converters. Unused converters
can be placed in standby mode or a full standby mode can place all channels in power saving mode.
With the build in DMUX feature of the FMC125 it is possible to adapt the digital output interface to the carrier hardware. When the DMUX
feature is enabled each channel has a 16-bit Double Data Rate LVDS bus at 625Mbps (full speed sampling). Without de-multiplexing the
digital output interface compromises four 8-bit DDR LVDS busses at 1.25Gbps.
Environmental
Level A
Level B
Operating Temperature
0°C to 70°C
-40°C to 85°C
Storage Temperature
-50°C to 125°C
-50°C to 125°C
Humidity-Operating
0 to 100% non
0 to 100% non
condensing
condensing
Storage Humidity
0 to 100%
0 to 100%
Vibration Random
0.1 g2 /Hz
0.1 g2 /Hz
10 - 3kHz
10 - 3kHz
Shock
30g peak
30g peak
Coating
none
Conformal
Ordering information
FMC125-2-1-1-1
Temperature Range
Industrial (-40ºC to + 85ºC) = 1
Commercial (0ºC to + 70ºC) = 2
Cascade Option
No Cascade Option = 1
Add Cascade Option = 2
Analog Signal Input
Standard Feature - Single-Ended AC Coupling = 1
Mil-I-46058c Conformal Coating
No Conformal Coating = 1
Add Conformal Coating = 2
Talk to us about your algorithmic requirements, 4DSP is a full-service firmware and software development house. We are specialist at high
performance FFT and Video Processing. Check with us, we may have IP Cores that meet requirements for your application, right off the shelf.
Corporate Offices:
4DSP Inc • 955 S Virginia St • Suite 214
Reno • NV 89502 • USA
T +1 800 816 1751 • sales@4dsp.com
European Offices:
4DSP BV • Ondernemingsweg 66f • 2404 HN
Alphen a/d Rijn • The Netherlands
T +31 (0) 172 782 190 • saleseurope@4dsp.com
For Digital Signal Processing
design & system integration
Download