6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­1 Lecture 20 ­ Transistor Amplifiers (II) Other Amplifier Stages November 17, 2005 Contents: 1. Common­source amplifier (cont.) 2. Common­drain amplifier 3. Common­gate amplifier Reading assignment: Howe and Sodini, Ch. 8, §§8.7­8.9 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­2 Key questions • What other amplifier stages can one build with a sin­ gle MOSFET and a current source? • What is the uniqueness of these other stages? 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­3 1. Common­source amplifier with current­source supply VDD iSUP signal source iD RS signal� load + vs vOUT VGG - RL VSS Loadline view: load line iSUP=ID VGG-VSS=VDD-VSS ISUP VGG-VSS VGG-VSS=VT 0 VSS VDD VOUT 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­4 Current source characterized by high output resistance: roc. Then, unloaded voltage gain of common­source stage: |Avo | = gm (ro //roc ) significantly higher than amplifier with resistive supply. Can implement current source supply by means of p­ channel MOSFET: VDD VB iSUP signal source iD RS + vOUT vs VGG VSS 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­5 • Relationship between circuit figures of merit and device parameters Remember: � � � � � � gm = 2 W µnCox ID L 1 L ro � ∝ λnID ID Then: Circuit Parameters Device ∗ |Avo | Rin Rout Parameters gm (ro//roc ) ∞ ro//roc ISU P ↑ ↓ ­ ↓ W ↑ ↑ ­ ­ µnCox ↑ ↑ ­ ­ L↑ ↑ ­ ↑ ∗ adjustments are made to VGG so none of the other parameters change CS amp with current supply source is good voltage am­ plifier (Rin high and |Av | high), but Rout high too ⇒ voltage gain degraded if RL � ro//roc . 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­6 Common­source amplifier is acceptable voltage amplifier (want high Rin, high Avo , low Rout ): RS vs Rout + vin + − − Rin + − Avovin RL ... but excellent transconductance amplifier (want high Rin, high Gmo , high Rout ): iout RS vs + − + vin − Rin For common­source amplifier: Gmo = gm Gmovin Rout RL + vout − 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­7 Common­source amplifier does not work as transresis­ tance amplifier (want low Rin, high Rmo , low Rout ): iin is RS Rout Rin + − Rmoiin RL nor as current amplifier (want low Rin, high Aio , high Rout ): iin is RS iout Rin Need new amplifier configurations. Aioiin Rout RL + vout − 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­8 2. Common­drain amplifier VDD signal source RS + vs iSUP vOUT signal� load RL VGG VSS How does it work? • VGG, ISU P , and W/L selected to bias MOSFET in saturation, obtain desired output bias point, and de­ sired output swing. • vG ↑ ⇒ iD can’t change ⇒ vOU T ↑ (source follower) • to first order, no voltage gain: vout � vs • but Rout small: effective voltage buffer stage (good for making voltage amp in combination with common­source stage). 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­9 � Small­signal analysis Unloaded small­signal equivalent circuit model: + D G + vgs vin gmvgs - S + roc - + ro vout - + vgs - vin + gmvgs ro//roc - vout - vin = vgs + vout vout = gmvgs(ro //roc) Then: Avo = gm �1 1 gm + ro //roc 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­10 Input impedance: Rin = ∞ Output impedance: + RS it + vgs - + vin gmvgs ro//roc - - vt vgs=-vt effectively:� resistance of � value 1/gm Rout it + gmvt ro//roc 1 1 = � 1 gm + ro //r gm oc small! Loaded voltage gain: Av = Avo RL RL � 1 � 1 RL + Rout RL + gm - vt 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­11 � Effect of back bias: If MOSFET not fabricated on isolated p­well, then body is tied up to wafer substrate (connected to VSS ): VDD signal source RS VSS + vs iSUP vOUT signal� load RL VGG VSS Two consequences: • Bias affected: VT depends on VBS = VSS − VOU T = � 0 • Small­signal figures of merit affected: signal shows up between B and S (vbs = −vout). 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­12 Small­signal equivalent circuit model: + + D G vgs vin gmvgs ro - S - + vbs - gmbvbs roc vout +B - vbs=-vout + + vgs - vin + gmvgs gmbvout - ro//roc vout - gm gm Avo = � <1 1 gm + gmb + ro //r g + g m mb oc Also: Rout = 1 1 gm + gmb + ro //r oc 1 � gm + gmb 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­13 � Relationship between circuit figures of merit and device parameters: � � � � � � gm = 2 gmb W µnCox ID L γ = gm 2 −2φp − VBS � Circuit Parameters Device ∗ |Avo | Rin Rout 1 m Parameters gmg+g ∞ gm+gmb mb ISU P ↑ ­ ­ ↓ ­ ­ ↓ W ↑ µnCox ↑ ­ ­ ↓ L ↑ ­ ­ ↑ ∗ adjustments are made to VGG so none of the other parameters change CD amp useful as a voltage buffer to drive small loads (in a multistage amp, other stages will be used to provide voltage gain). 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­14 3. Common­gate amplifier Need to handle current­mode signal sources: VDD iSUP iOUT VSS signal� load RL signal source is RS IBIAS VSS How does it work? • since source is signal input terminal, body cannot be tied up to source (Cdb is significant) • iSU P , IBIAS , and W/L selected to bias MOSFET in saturation, obtain desired output bias point, and de­ sired output swing • iS ↑ ⇒ iD ↓ ⇒ iOU T ↓ • no current gain: is = −iout (current buffer) 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­15 � Bias: select ISU P , IBIAS , and W/L to get proper qui­ escent IOU T and keep MOSFET in saturation. VDD ISUP IOUT VSS IBIAS VSS ISU P + IOU T + IBIAS = 0 Select bias so that IOU T = 0 ⇒ VOU T = 0. Assume MOSFET in saturation (no channel modulation): ID = W µnCox (VGS − VT )2 = ISU P = −IBIAS 2L but VT depends on VBS : � � VT = VT o + γn( −2φp − VBS − −2φp ) Must solve these two equations iteratively to get VS . 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­16 � Small­signal circuit (unloaded) iout D + G vgs gmvgs gmbvbs ro - S - roc vbs is + B vbs=vgs - is vgs gmvgs gmbvgs ro gm gmb ro + iout is iout is = −iout ⇒ Aio = − iout = −1 is Not surprising, since in a MOSFET: ig = 0. 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­17 Input resistance: + vgs gmvgs gmbvgs ro - roc + it vt - vgs=-vt + gmvt it gmbvt ro vt roc//RL - Do KCL on input node: vt − (roc //RL )it it − gmvt − gmbvt − =0 ro Then: L 1 + roc //R 1 ro Rin = � gm + gmb + r1o gm + gmb Very small. RL 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­18 Output resistance: + vgs gmvgs gmbvgs it ro - + roc - vt RS � + vgs gmvgs gmbvgs it' ro + - - vt' RS Do KCL on input node: i�t vt� + vgs − gmvgs − gmb vgs − =0 ro Notice also: vgs = −i�tRS Then: Rout 1 = roc//{ro [1+RS (gm +gmb + )]} � roc//[ro (1+gm RS )] ro Very large, because of the feedback effect of RS . 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­19 Summary of MOSFET amplifier stages: stage common source common drain common gate key function Avo , Gmo , Aio Rin Rout Gmo = gm ∞ ro //roc transconductance amp. ∞ 1 gm +gmb voltage buffer 1 gm +gmb roc //[ro(1 + gm RS )] current buffer Avo � gm gm +gmb Aio � −1 In order to design amplifiers with suitable performance, need to combine these stages ⇒ multistage amplifiers 6.012 ­ Microelectronic Devices and Circuits ­ Fall 2005 Lecture 20­20 Key conclusions Different MOSFET stages designed to accomplish differ­ ent goals: • Common­source stage: – large voltage gain and transconductance, high in­ put resistance, large output resistance – excellent transconductance amplifier, reasonable volt­ age amplifier • Common­drain stage: – no voltage gain, but high input resistance and low output resistance – good voltage buffer • Common­gate stage: – no current gain, but low input resistance and high output resistance – good current buffer