- RiseMark

advertisement
Welcome
to the Fourth Semester
of
Bachelor of Science in Electrical
Engineering (BSEE)
Batch:Fall-2015

Electronic Devices and Circuits
Lecture 1
Dated: 28 September 2015
Instructor :Kashif Mehmood
RiseMark
2
Electronic Devices and Circuits

Short Name :
Course Code :
Section :
Semester :
Commencement of Class :
Time Table :
EDC
EE2411
B
Fall 2015
28th September , 2015
Monday 8-11am , LAB
Monday 2-4pm , Room NE102
Tuesday 10-11am , Room LB201
RiseMark
3
Instructor Details

 Name:
 Designation:
 Qualifications:
Engr. Kashif Mehmood (PEC # 33950)
Assist. Professor
BSEE (3.74 CGPA,Sep,2007-Sep,2011 ,2nd Position)
MSEE (3.93 CGPA,Oct,2012-March,2015,Gold
Medalist,1st position)
 Office:
Office # NE123 NE Block Main campus UOL
 Counseling Hours: Monday 10-1pm
Tuesday 11-1pm
Thursday 10-1pm
 Email Id:
kashif.mehmood@ee.uol.edu.pk
RiseMark
4
Academic Calendar

Fall Semester
2015
Fall Semester 2015
Orientation of first semester, Classes Start
Last date of Add drop Courses
Last Date Fee submission
Mid Term Exam Week with teaching
Week 01
Week 02
Week 03
Week 09
28-Sep-2015
09Oct, 2015
16 Oct, 2015
23 Nov,2015
Online enrollment Spring 2015
Last Date withdraw Courses
Short Attendance list
Classes End
Final Exam Start
Final Exam End
Week 10
Week 15
Week 16
Week 17
Week 17
Week 18
07 Dec,2015
01 Jan,2016
05 Jan,2016
15 Jan,2016
18 Jan,2016
27 Jan,2016
RiseMark
5
Policies and Rules
 Attendance Policy

 Required Attendance is 75%
 Less than 75% will not be eligible for final exams
 You can check your attendance through SIS (Student Information System)
 Exams Regulations
 University ID cards must be carried by the students, defaulters will be fined.
 Must attach exam admit card with your answer sheet.
 After 15 minutes of the start of the exam, students will not be allowed to enter.
 Mobile phones and Digital Dictionaries are not allowed .
RiseMark
6
Policies and Rules

Discipline
 Proper Dress with shoes or sandals
 Cheating, Student will fail in the complete semester and next two semester
will be rusticated
 Misbehavior (Dealt with as per rule).
 Use of mobile phones-Not allowed in class rooms, exam halls and places
where it is banned.
 Smoking-Not allowed in university premises.
RiseMark
7
Policies and Rules

Fine Policy
 50 Rs fine at the spot, upon violation of the following rules
 Absence of Text Book,Notebook,bollpoint/pen and calculator.
 Mentally Absence
 Mobile phone Ringing or using
 Coming late ,but within the 10 minutes of the class started
 Any type of Misbehave in the class
RiseMark
8
Course Description

 Credit Hours :
 Study Time:
 Pre Requisite:
4
3 lectures of 1 hour and 1 lab of 3
hours per week.
Network Analysis
RiseMark
9
Weightage Policy

 Session Work
 4 Quizzes :
 4 Assignments:
 Labs
 Mid Exam
 Final Exam
20%
(Two before Mid and Two before
Final 4% each)
(Two before Mid and Two before
Final 1% each)
20%
20%
40%
Note: You Must have to pass in lab and in theory both separately.
RiseMark
10
Grade System

Numerical Grade
85-100
80-84
75-79
70-74
65-69
60-64
55-59
50-54
Below 50
GPA (Quality Point)
4.00
3.75
3.50
3.00
2.50
2.00
1.50
1.00
0.00
RiseMark
Letter Grade
A
AB+
B
C+
C
D+
D
F
11
Add/Drop and withdraw of course

 Course(s) may be dropped within 2 week start of the
semester
 A dropped course is not recorded in the transcript.
 There is no impact on CGPA
 The fee of the dropped course is refunded or adjusted
RiseMark
12
Add/Drop and withdraw of course

 Withdrawal can be done before one week start of final
Exams, The dates are shown in the academic calendar
 “W” grade will be assigned for withdraw.
 There is no impact on CGPA
 The fee of the withdrawal course is not refunded nor
adjusted
RiseMark
13
Probation & Deregistration

 Whenever the CGPA of a student is less than 2.0,he/she
will be placed on probation and must enroll only “D”
& “F” grade courses to improve CGPA.
 The admission of student who, after being placed on
probation, fail to make good standing in next two
consecutive semester, will be cancelled and the student
will be deregistered.
 If a student fails to enroll in three consecutive semester
or fail to apply semester freeze for three consecutive
semester (excluding summer semester ) the student
shall be automatically de-registered.
RiseMark
14
Student Information System
http://ulhr/sis.uol.edu.pk/sis

 Check Time Table
 Send request for drop ,withdraw and any issue related to
you.
 Check attendance
 Check result.
 News updates
 Forms download
 Admit card
 On line Enrollment
 Enrollment form
 Online request
RiseMark
15
Online Course Information

 For online course related information Join Facebook
Group RiseMark
https://www.facebook.com/groups/RiseMark
 For more details visit
http://risemark.pbworks.com/
RiseMark
16
Course Objective

 Introduce the characteristics, biasing techniques, and
circuit models of semiconductor devices.
 Provide basic analog circuit design techniques and
analytical skills using Diodes, BJT’s, MOSFET’s, &
OP-AMP’s.
 Develop student ability to: (a) apply basic
engineering sciences to the design, analysis and
operation of electronics devices and circuits.
 Design electronic circuits to meet desired
specifications.
RiseMark
17
Course Learning Outcomes

After completing the course with a grade of C (2.0/4.0) or better, the student should be able to
do the following:
 To understand the operation of rectifier circuits.
 To compare the characteristic of rectifier circuits.
 To calculate PIV, peak current and total conduction angle of a diode used in rectifier
circuit.
 To calculate the dc output voltage in rectifier circuits.
 To explore that how pulsating of output voltage produced rectifier circuits is made suitable
for electronics circuits.
 To design peak rectifier circuits.
 To explain the need and operation of limiting and clamping circuits.
 To study the characteristics of special diodes(Schottky diode, varactor diode, photodiodes
and LEDs )
 To explore the , and characteristics of BJT
 To predict the operation of the BJT in all of its possible modes by using Ebers–Moll Model.
 To see the Early Effect on the performance of a transistor in forward active mode.
 To find the , and for BJT..
RiseMark
18
















To know breakdowns and their causes in BJT.
To explore the BJT circuits with DC voltages and currents.
To study the use of a BJT as an amplifier and switch.
To see the transfer characteristics of a BJT.
To explore the different biasing techniques used for BJT amplifier circuits.
To understand the models of BJT for small signals.
To explore the terminal characteristics of common emitter, common base and common
collector amplifier and their comparison.
To explore physical operation and structure of an enhancement mode n-channel and pchannel MOSFETS.
To explore the characteristics of enhancement mode n-channel and p-channel MOSFETS.
To see the effect of channel length modulation.
To explain the role of substrate (Body) in MOS circuit operation.
To find the temperature effect in MOS circuit operation.
To know breakdowns and their causes on MOSFET.
To explore the MOSFET circuits with DC voltages and currents.
RiseMark
To study the use of MOSFET as an amplifier and switch.`
19





















To see the transfer characteristics.
To explore the different biasing techniques used for MOSFET amplifier circuits.
To understand the models of MOSFET for small signals.
To find the modeling of body effect.
To explore the terminal characteristics of common source, common gate and common drain amplifier and their
comparison.
To explore physical operation and structure of an NPN and PNP transistor.
To explore the effects of internal capacitances on BJT and MOSFET circuits operation.
To explore the effects of coupling and bypass capacitances on BJT and MOSFET circuits operation.
To see the effect of signal frequency on the gain of the BJT and MOSFET amplifier.
To understand the function and characteristic of an ideal Op Amp.
To explore the role of feed back in Op Amp rather used it alone.
To view the close loop gain and effect of finite open loop gain on close loop gain, input and out resistances in
inverting and non-inverting configuration.
To find out the use of inverting amplifier as a weighted summer.
To find out the use of non inverting amplifier as a voltage follower.
To explain the function and characteristic of a difference amplifier and its use as instrumentation amplifier.
To see the relation between gain and bandwidth in Op Amp.
To see the distortion in the output due to input voltage variation, output current limit, dependence of gain on
frequency, slew rate, dc imperfection (offset voltage, input bias and offset currents)
To express the solution of dc imperfection in Op Amp.
RiseMark
To understand the function and characteristic of an inverting integrator and differentiator.
To explore the dc imperfection problems in inverting integrator, their solutions and the cost paid for their solution
20
Text Books

 Recommended Text Books:
 Microelectronic Circuits 5th Ed. By: Sedra & Smith.
 Reference Books:
 Electronic Devices and Circuit Theory. By: Robert L.
Boylestad, Louis Nashelsky. (Eleventh Edition)
 Fundamentals of Microelectronics By: Behzad Razavi
RiseMark
21
Lecture wise Course Plan

No. 0f
lectures
Topic
1
Sections
Reading
Assign.
Course introduction
As.no.1
6
Diodes
4.1 to 4.6
Ch 4 (Text Book)
Quiz.no.1
As.no.2
Quiz.no.2
10
BJTs
6.1 to 6.9
Ch 6 (Text Book)
9
MOSFETs
5.1 to 5.8
Ch 5 (Text Book)
6
Operational
Amplifiers
2.1 to 2.8
Ch 2 (Text Book)
RiseMark
Mid-Term
As.no.3
Quiz.no.3
As.no.4
Quiz.no.4
Final
22

RiseMark
23
Download