README File For PART4
1) In the Vitis HLS, need to add the pragma directive settings, then need to run the HLS
and import the IP
2) In the Vivado, Create a block design then connect the matrix mult IP with all the other IP
blocks, Generate and validate the block design
3) Need to load the bit file first using the overlay, run the .py code in the jupyter notebook