EVM TEST Description

advertisement
EVM TEST PROCEDURE
SN65HVD257D CAN EVM
CAN Transceivers with Fast Loop Times for Highly Loaded
Networks and Features For Functional Safety Networks
REVISION: A
By: Scott Monroe and Jason Blackman
REVISION HISTORY
DATE
REV
08-222012
A
DESCRIPTION
INITIAL CREATION
BY WHOM
SCOTT MONROE
JASON BLACKMAN
SPECIAL NOTES
DATE
DESCRIPTION
BY WHOM
TABLE OF CONTENTS
1.0
2.0
Parameter: Installation Checkout ................................................................................... 4
Parameter: Functionality ................................................................................................ 5
1.0
Parameter: Installation Checkout
Verify the SN65HVD257D devices (U1 & U6) and supporting logic gates (U2, U3, U4, U5) are
installed correctly. (All passive components were inspected prior to device installation)
1.1
Definition: Component Verification
Inspect the markings on the SN65HVD257D devices to insure it is the correct component with
production symbolization. Inspect the other logic gates symbolization for correct installation
and component.
FIGURE 1. Top side of SN65HVD257 CAN EVM
Figure 1. SN65HVD257 CAN EVM Schematic
Bill of Material (BOM)
Item Quantity
Reference
Part
Footprint
Manufacturer
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
23
4
2
4
1
1
1
1
4
1
2
1
2
2
6
2
2
4
11
4
5
4
4
6
1
1
C1,C3,R4,C4,C6,R10,C10,C11,C15,C16,C17,R18,C
19,C20,C21,R22,R23,C23,R24,C24,C26,R28,R34
DNI
805
ANY
C2,C5,C22,C25
DNI
603
ANY
C7,C27
4.7uF
603
ANY
C8,C9,C18,C29
0.1uF
603
ANY
C12
10uF
1206
ANY
C13
1uF
603
ANY
C14
.1uF
402
ANY
C28
1nF
805
ANY
D1,D2,D4,D5
DNI
SOT_3DBZ
ANY
D3
GREEN
C170
ANY
D6,D7
DNI
CA05M2S10T100HG
EPCOS
JMP1
Header 1x12
HDR_THVT_1X12_100
ANY
JMP2,JMP8
Header 1x3
HDR_THVT_1X3_100
ANY
JMP3,JMP7
Header 1x5
HDR_THVT_1X5_100
ANY
JMP4,JMP6,JMP9,JMP11,JMP12,JMP13
Header 1x2
HDR_THVT_1X2_100
ANY
JMP5,JMP10
Header 1x4
HDR_THVT_1X4_100
ANY
L1,L2
DNI
M2022_Common-Mode_Choke TDK / EPCOS
R1,R16,R25,R40
4.7k
805
ANY
R2,R3,R8,R15,R17,R20,R21,R26,R27,R32,R39
0
805
ANY
R5,R13,R29,R37
DNI
1210
ANY
R6,R14,R19,R30,R38
330
805
ANY
R7,R11,R31,R35
0
1206
ANY
R9,R12,R33,R36
120
2512
ANY
R41,R42,R43,R44,R45,R46
10k
805
ANY
R47
3.3k
805
ANY
TB1
2PIN_TERMINAL_BLOCK
TB_THRTSCR_1x2_100
ANY
27
28
29
30
31
18
6
2
3
1
TP4,TP5,TP6,TP7,TP8,TP9,TP10,TP11,TP12,TP13
,TP17,TP18,TP19,TP20,TP21,TP22,TP23,TP24
TP1,TP2,TP3,TP14,TP15,TP16
U1,U5
U2,U3,U4
U6
Test Point
Test Point
SN65HVD257D
SN74AHC1G08DBV
SN74AHC1G86DBV
HDR_THVT_1x1_100
HDR_THVT_1x1_100
SOIC_8D
SOT_5DBV
SOT_5DBV
ANY
ANY
TI
TI
TI
SN65HVD255DEVM
TEST PROCEDURE
Revision: A
2.0
2.1
2.2
Parameter: Functionality
Definition: Basic Operation
Purpose: To verify basic operation of the CAN Transceivers and the preconfigured logic for
combining the signals to create a redundant CAN network and fault outputs.
2.3
Sequence:
a. Set EVM jumpers and Check Termination Resistances:




Set the CAN Bus 1 termination for standard loading of 60 ohms:
o Jump JMP6 – check resistance between CANH1 (TP4) and CANL1 (TP6) is 120
ohms
o Jump JMP4 – check resistance between CANH1 (TP4) and CANL1 (TP6) is now
60 ohms
o Leave both JMP6 and JMP4 jumped
Set the CAN Bus 2 termination for standard loading of 60 ohms:
o Jump JMP11 – check resistance between CANH2 (TP17) and CANL2 (TP22) is
120 ohms
o Jump JMP9 – check resistance between CANH2 (TP17) and CANL2 (TP22) is
now 60 ohms
o Leave both JMP11 and JMP9 jumped
Set HVD257 U1 for normal mode: jumper JMP2, S1 to LOW.
Set HVD257 U5 for normal mode: jumper JMP8, S1 to LOW.
b. Set Up Scope: Use a 4 channel scope with 4 Single-Ended Probes
Set Trigger to Ch.1 Rising Edge
Set Horizontal Scale to 1s per division
Set Ch.1: Vertical Position = 2.5, Vertical Scale = 5V per division
Set Ch.2: Vertical Position = -2.5, Vertical Scale = 1V per division
Set Ch.3: Vertical Position = -2.5, Vertical Scale = 1V per division
Set Ch.4: Vertical Position = -3.5, Vertical Scale = 5V per division
Connect Ch.1 to TXD U1 (TP5)
Connect Ch.2 to CANH1 (TP4 or JMP5)
Connect Ch.3 to CANL1 (TP9 or JMP5)
Connect Ch.4 to RXD1 U1 (TP8)
c. Connect power supply to TB1 pins.
Program supply to 5V, 250mA. Enable Power Supply.
d. Check Power: Observe current and D3 (LED).
Current should not be excessive (~32mA).
D3 (LED) should be on.
e. Connect a signal generator to TXD pin on JMP1.
Program generator to 500 kHz, 50% Duty Cycle, Vih = 2.5V, Vil = 0V.
Enable Signal Generator.
7
SN65HVD255DEVM
TEST PROCEDURE
Revision: A
[NOTE: TXD is not 50Ω terminated; therefore to achieve 5V using the HFS9000, Vih
is set 2.5V]
f. Observe current and scope display.
Current should not be excessive (~32mA).
Scope display should look like Figure 2 below.
g. Disable Signal Generator and Power Supply
h. Use same scope settings but check 2nd HVD257 CAN bus.
Connect Ch.1 to TXD U2 (TP18)
Connect Ch.2 to CANH2 (TP17 or JMP10)
Connect Ch.3 to CANL2 (TP22 or JMP10)
Connect Ch.4 to RXD U2 (TP721)
i. Enable Power Supply and function generator.
j. Observe current and scope display.
Current should not be excessive (~85mA).
Scope display should look like Figure 2 below.
8
SN65HVD255DEVM
TEST PROCEDURE
Revision: A
FIGURE 2. Scope Screen Shot
k. Use same scope settings but check combining logic of both HVD257 CAN buses.
Connect Ch.1 to TXD U2 (TP18)
Connect Ch.2 to CANH2 (TP17)
Connect Ch.3 to CANL2 (TP22)
Connect Ch.4 to RXD (JMP1)
l. Observe scope display.
Scope display should look like Figure 2 above
m. Check for loss of HVD257 1 (U1), same scope settings.
Move JMP2 (S1) to High.
n. Observe scope display.
Scope display should look like Figure 2 above.
o. Check Bus 1 transmission is disabled.
Connect Ch.2 to CANH1 (TP4 or JMP5)
Connect Ch.3 to CANL1 (TP9 or JMP5)
p. Observe scope display.
Scope display should look like Figure 2 above except CANH and L should be 2.5V steady.
q. Check for loss of HVD257 2 (U5), same scope settings.
Move JMP2 (S1) to LOW
Move JMP8 (S2) to HIGH
r. Observe scope display.
Scope display should look like Figure 2 above
s. Check Bus 2 transmission is disabled.
Connect Ch.2 to CANH2 (TP17)
Connect Ch.3 to CANL2 (TP22)
t. Observe scope display.
Scope display should look like Figure 2 above except CANH and L should be 2.5V steady.
u. Disable Signal Generator and Power Supply
v. Use same scope settings to check fault logic outputs of both HVD257 CAN buses.
Set Ch.1: Vertical Position = 2, Vertical Scale = 5V per division
Set Ch.2: Vertical Position = 0, Vertical Scale = 5V per division
9
SN65HVD255DEVM
TEST PROCEDURE
Revision: A
Set Ch.3: Vertical Position = -2, Vertical Scale = 5V per division
Set Ch.4: Vertical Position = -3, Vertical Scale = 5V per division
Connect Ch.1 to RXD (JMP1)
Connect Ch.2 to FLT1 (JMP1)
Connect Ch.3 to FLT2 (JMP1)
Connect Ch.4 to FLT3 (JMP1)
Set horizontal scale to 5s per division
w. Check Bus Dominant Faults (FLT1) from CAN1 being shorted Dominant
Connect CANH1 to Vcc (TP4 or JMP5)
Connect CANL1 to GND (TP9 or JMP5)
Move JMP2 (S1) to HIGH
Move JMP8 (S2) to LOW
x. Set the frequency of the function generator to 50kHz. All other settings stay the same.
y. Enable Power Supply and function generator.
z. Observe scope display.
Scope display should look like Figure 3 (below)
FIGURE 3. Scope Screen Shot
10
SN65HVD255DEVM
TEST PROCEDURE
Revision: A
aa. Disable Power Supply and Function Generator
bb. Check Bus Dominant Faults (FLT2) from CAN2 being shorted Dominant
Connect CANH2 to Vcc (TP17 or JMP10)
Connect CANL1 to GND (TP22 or JMP10)
Move JMP2 (S1) to LOW
Move JMP8 (S2) to HIGH
Remove connection from CANH1 to Vcc (TP4 or JMP5)
Remove connection from CANL1 to GND (TP9 or JMP5)
cc. Enable Power Supply and function generator.
dd. Observe scope display.
Scope display should look like Figure 4 (below)
FIGURE 4. Scope Screen Shot
11
SN65HVD255DEVM
TEST PROCEDURE
Revision: A
ee. Disable Power Supply and Function Generator
ff. If all these check out good then the EVM may be considered good.
TXD
CANH
CANL
RXD
12
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS
Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers (“Buyers”) who are developing systems that
incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains
responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.
TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any
testing other than that specifically described in the published documentation for a particular reference design. TI may make
corrections, enhancements, improvements and other changes to its reference designs.
Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the
reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL
OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY
OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right,
or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.
Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE
REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR
COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY
INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE
FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO
OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE
LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY
THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN
ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.
TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per
JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant
information before placing orders and should verify that such information is current and complete. All semiconductor products are sold
subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI
deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not
necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is
without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for
such altered documentation. Information of third parties may be subject to additional restrictions.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that
anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate
remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in
Buyer’s safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed an agreement specifically governing such use.
Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that
have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory
requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
Download