AZ5A25-01F Features Applications Description Circuit Diagram / Pin

advertisement
AZ5A25-01F
Transient Voltage Suppressing Device
Tiny Pacakge for ESD/Transient Protection
Features
ESD Protect for 1 Line with Bi-directional
Provide ESD protection for the protected line to
IEC 61000-4-2 (ESD) ±15kV (air), ±13kV (contact)
proprietary clamping cell in a single package.
During transient conditions, the proprietary
clamping cell prevents over-voltage on the power
line or control/data lines, protecting any
downstream components.
IEC 61000-4-4 (EFT) 40A (5/50ns)
Cable Discharge Event (CDE)
0201 small DFN package saves board space
Protect one I/O line or one power line
Fast turn-on and Low clamping voltage
For low operating voltage applications: 5V
maximum
Solid-state silicon-avalanche and active circuit
triggering technology
Green Part
AZ5A25-01F may be used to meet the ESD
immunity requirements of IEC 61000-4-2, Level 4
(±15kV air, ±8kV contact discharge)
Circuit Diagram /
Pin Configuration
Applications
1
Mobile Phones
Hand Held Portable Applications
Computer Interfaces Protection
Microprocessors Protection
Serial and Parallel Ports Protection
Control Signal Lines Protection
Power lines on PCB Protection
Latchup Protection
2
Description
DFN0603P2Y (Bottom View)
(0.6mm x 0.3mm x 0.3mm)
AZ5A25-01F is a design which includes one
Bi-directional ESD rated clamping cell to protect
one power line, or one control line, or one low
speed data line in an electronic systems. The
AZ5A25-01F has been specifically designed to
protect sensitive components which are
connected to power and control lines from
over-voltage damage and latch-up caused by
Electrostatic Discharging (ESD), Electrical Fast
Transients (EFT), and Cable Discharge Event
(CDE).
AZ5A25-01F is a unique design which includes
Revision 2013/03/14
©2013 Amazing Micro.
1
www.amazingIC.com
AZ5A25-01F
Transient Voltage Suppressing Device
Tiny Pacakge for ESD/Transient Protection
SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
PARAMETER
PARAMETER
RATING
UNITS
Operating Supply Voltage
VDC
±5.5
V
ESD per IEC 61000-4-2 (Air)
VESD
±15
kV
±13
ESD per IEC 61000-4-2 (Contact)
Lead Soldering Temperature
TSOL
260 (10 sec.)
o
C
Operating Temperature
TOP
-55 to +85
o
Storage Temperature
TSTO
-55 to +150
o
C
C
ELECTRICAL CHARACTERISTICS
PARAMETER
SYMBOL
CONDITIONS
T=25 oC.
Stand-Off Voltage
VRWM
Leakage Current
ILeak
VRWM = ±5V, T=25 oC.
Breakdown
Voltage
VBV
IBV = 1mA, T=25 oC.
ESD Clamping
Voltage
Revision 2013/03/14
TYP
-5
5.6
MAX
UNITS
5
V
1
µA
9
V
IEC 61000-4-2 +6kV, T=25 oC, Contact
mode.
14
CIN-1
VR= 0V, f = 1MHz, T=25 oC.
5.5
7
pF
CIN-2
VR= 5V, f = 1MHz, T=25 oC.
3
4.5
pF
VESD_CL
Channel Input
Capacitance
MINI
©2013 Amazing Micro.
2
V
www.amazingIC.com
AZ5A25-01F
Transient Voltage Suppressing Device
Tiny Pacakge for ESD/Transient Protection
Typical Characteristics
Typical Variation of CIN vs. VIN
8
Input Capacitance (pF)
7
6
Pin-1 to Pin-2
5
4
3
2
f = 1MHz, T=25 oC,
1
0
-5
-4
-3
-2
-1
0
1
2
3
4
5
Transmission Line Pulsing (TLP) Current (A)
Input Voltage (V)
Transmission Line Pulsing (TLP) Measurement
18
16
14
12
10
8
6
4
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
V_pulse
Pulse from a
transmission line
TLP_I
100ns
+
TLP_V
DUT
-
Pin-1 to Pin-2
-14 -12 -10 -8 -6 -4 -2
0
2
4
6
8 10 12 14
Transmission Line Pulsing (TLP) Voltage (V)
Revision 2013/03/14
©2013 Amazing Micro.
3
www.amazingIC.com
AZ5A25-01F
Transient Voltage Suppressing Device
Tiny Pacakge for ESD/Transient Protection
Applications Information
The AZ5A25-01F is designed to protect one line
In order to obtain enough suppression of ESD
against
ESD/EFT/Cable-Discharge
induced transient, good circuit board is critical.
pulses by clamping it to an acceptable reference.
Thus, the following guidelines are recommended:
It provides bi-directional protection.
System
Minimize the path length between the
protected lines and the AZ5A25-01F.
The usage of the AZ5A25-01F is shown in Fig. 1.
Place the AZ5A25-01F near the input
Protected line, such as data line, control line, or
terminals or connectors to restrict transient
power line, is connected at pin 1. The pin 2 is
coupling.
connected to a ground plane on the board. In
order to minimize parasitic inductance in the
The ESD current return path to ground
should be kept as short as possible.
board traces, all path lengths connected to the
Use ground planes whenever possible.
pins of AZ5A25-01F should be kept as short as
NEVER route critical signals near board
possible.
edges and near the lines which the ESD
transient easily injects to.
Output
Input
VBR
Transient
Voltage
-VBR
VCL
gnd
gnd
-VCL
VBR
gnd
gnd
1
AZ5A25-01F
AZ5A25-01F
IC to be protected
Normal
Operation
-VBR
2
1
2
Fig. 1
Revision 2013/03/14
©2013 Amazing Micro.
4
www.amazingIC.com
AZ5A25-01F
Transient Voltage Suppressing Device
Tiny Pacakge for ESD/Transient Protection
Fig. 2 shows another simplified example of using
speed data line, and power line from ESD
AZ5A25-01F to protect the control line, low
transient stress.
Chip-B
1
Chip-A
Low Speed
Data Line
1
2
AZ5A25-01F
2
2
Chip-C
AZ5A25-01F
1
Control Line
AZ5A25-01F
VDD
GND
Fig. 2
Revision 2013/03/14
©2013 Amazing Micro.
5
www.amazingIC.com
AZ5A25-01F
Transient Voltage Suppressing Device
Tiny Pacakge for ESD/Transient Protection
Mechanical Details
DFN0603P2Y
PACKAGE DIAGRAMS
LAND LAYOUT
0.15
0.25
0.25
A
0.30
B
0.65
TOP VIEW
(Unit: mm)
Notes:
C
C1
SIDE VIEW
This LAND LAYOUT is for reference
purposes only. Please consult your
manufacturing partners to ensure your
company’s PCB design guidelines are met.
D2
D1
45o
MARKING CODE
0.05
0.05
E1
E2
a
F
BOTTOM VIEW
SYMBOL
Millimeters
MIN.
NOM.
MAX.
A
0.55
0.60
0.65
B
0.25
0.30
0.35
C
0.28
0.30
0.32
C1
0.00
0.02
0.05
D1
0.13
0.18
0.23
D2
0.14
0.19
0.24
E1/E2
0.20
0.25
0.30
F
Revision 2013/03/14
Part Number
Marking Code
AZ5A25-01F
a
0.35
©2013 Amazing Micro.
6
www.amazingIC.com
AZ5A25-01F
Transient Voltage Suppressing Device
Tiny Pacakge for ESD/Transient Protection
Ordering Information
PN#
Material
Type
Reel size
MOQ
MOQ/internal box
MOQ/carton
AZ5A25-01F.R7G
Green
T/R
7 inch
12,000/reel
4 reel= 48,000/box
6 box =288,000/carton
Revision History
Revision
Modification Description
Revision 2010/05/12
Preliminary Release.
Revision 2010/12/29
Formal Release.
1. Update the Company Logo.
Revision 2011/07/28
2. Add the Ordering Information.
3. Add the Channel Input Capacitance value of CIN-2.
Revision 2012/01/18
Update the Ordering Information.
Revision 2013/03/14
Update the Absolute Maximum Ratings.
Revision 2013/03/14
©2013 Amazing Micro.
7
www.amazingIC.com
Download