IW4052B

advertisement
IW4052B
ANALOG MULTIPLEXER DEMULTIPLEXER
High-Performance Silicon-Gate CMOS
The IW4052B analog multiplexer/demultiplexer is digitally
controlled analog switches having low ON impedance and very
low OFF leakage current. Control of analog signals up to 20V
peak-to-peak can be achieved by digital signal amplitudes of 4.5
to 20V (if VCC - GND = 3V, a VCC - VEE of up to 13 V can be
controlled; for VCC - VEE level differences above 13V a VCC - GND
of at least 4.5V is required).
These multiplexer circuits dissipate extremely low quiescent
power over the full VCC -GND and VCC - VEE supply-voltage
ranges, independent of the logic state of the control signals.
When a logic “1”is present at the ENABLE input terminal all
ORDERING INFORMATION
channels are off.
IW4052BN Plastic
The IW4052 is a differential 4-channel multiplexer having two
IW4052BDW SOIC
binary control inputs. A and B, and an enable input. The two
TA = -55° to 125° C for all
binary input signals select 1 of 4 pairs of channels to turned on
packages
and connect the analog inputs to the outputs.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V
and 25°C
• Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
PIN ASSIGNMENT
LOGIC DIAGRAM
Double-Pole, 4-Position
Plus Common Off
FUNCTION TABLE
Control Inputs
ON
Enable
Select
Channels
B
A
L
L
L
Y0
X0
L
L
H
Y1
X1
L
H
L
Y2
X2
L
H
H
Y3
X3
H
X
X
None
X = don’t care
PIN 16 =VCC
PIN 7 = VEE
PIN 8 = GND
1
IW4052B
MAXIMUM RATINGS*
Symbol
Parameter
Value
Unit
VCC
DC Supply Voltage (Referenced to GND)
-0.5 to +20
V
VIN
DC Input Voltage (Referenced to GND)
-0.5 to VCC +0.5
V
VOUT
DC Output Voltage (Referenced to GND)
-0.5 to VCC +0.5
V
IIN
DC Input Current, per Pin
mA
±10
PD
Power Dissipation in Still Air, Plastic DIP+
750
mW
SOIC Package+
500
PD r Dissipation per Output Transistor
100
mW
Tstg
Storage Temperature
-65 to +150
°C
260
TL
Lead Temperature, 1 mm from Case for 10
°C
Seconds
(Plastic DIP or SOIC Package)
*
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package: : - 7 mW/°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Max
Unit
VCC
DC Supply Voltage (Referenced to GND)
3.0
18
V
VIN, VOUT DC Input Voltage, Output Voltage (Referenced to
0
VCC
V
GND)
TA
Operating Temperature, All Package Types
-55
+125
°C
I
Multiplexer Switch Input Current Capability*
25
mA
ROH
Output Load Resistance
100
Ω
*
In certain applications, the external load-resistor current may include both VCC and signal-line
components.
This device contains protection circuitry to guard against damage due to high static
voltages or electric fields. However, precautions must be taken to avoid applications of any voltage
higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and
VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC.
Unused digital pins must be tied to an appropriate logic voltage level (e.g., either GND or
VCC). Unused Analog I/O pins may be left open or terminated.
2
IW4052B
DC ELECTRICAL CHARACTERISTICS Digital Section
Sym
bol Parameter
Test Conditions
VIH
VIL
IIN
ICC
Minimum High-Level
Input Voltage,
Channel-Select or
Enable Inputs
Maximum Low -Level
Input Voltage,
Channel-Select or
Enable Inputs
Maximum Input
Leakage Current,
Channel-Select or
Enable Inputs
Maximum Quiescent
Supply Current (per
Package)
VIS=VCC thru 1kΩ
VEE=GND
IIS<2µA on all OFF Chanels
RL=1kΩ to GND
VCC Guaranteed Limit
V ≥ -55 ≤ 25 ≤ 125 Unit
°C
°C
°C
V
3.5
3.5
3.5
5
7
7
7
10
12
11
11
15
VIS=VCC thru 1kΩ
VEE=GND
IIS<2µA on all OFF Chanels
RL=1kΩ to GND
5
10
15
1.5
3
4
1.5
3
4
1.4
3
4
V
VIN=VCC or GND
18
±0.1
±0.1
±1.0
µA
Channel Select = VCC or
GND
5
10
15
20
5
10
20
100
5
10
20
100
150
300
600
300
0
µA
DC ELECTRICAL CHARACTERISTICS Analog Section
Symbol
RON
∆RON
IOFF
Parameter
Maximum
Resistance
Test Conditions
“ON” VEE=GND=0
VIS = GND to VCC
Maximum Difference in VEE=GND=0
“ON”
Resistance
Between
Any
Two
Channels in the Same
Package
Maximum Off- Channel VEE=GND=0
Leakage Current, Any
One Channel
Maximum Off- Channel VEE=GND=0
Leakage
Current,
Common Channel
3
5
10
15
5
10
15
Guaranteed Limit
≥ -55
≤ 25 ≤ 125
°C
°C
°C
1050 1300
800
550
400
310
320
240
200
10
15
5
-
18
±100
±100 ±1000
18
±100
±100 ±1000
VCC
V
Unit
Ω
Ω
nA
IW4052B
AC ELECTRICAL CHARACTERISTICS(CL=50pF,Input tr=tf=20.0 ns)
Guaranteed Limit
VCC
Symbol
Parameter
V
≥ -55
≤ 25
≤ 125
°C
°C
°C
120
60
60
5
tPLH,
Maximum Propagation Delay , Analog
60
30
30
tPHL
Input to Analog Output (Figure 1) 10
40
20
20
15
RL=200kΩ
1440
720
720
5
tPLZ,
Maximum Propagation Delay , Address
640
320
320
10
tPHZ
to Analog Output (Figure 2) RL=10kΩ
480
240
240
15
VEE=GND=0
VEE=-5V
5
450
450
900
1440
720
720
5
tPLZ,
Maximum Propagation Delay, Enable to
640
320
320
10
tPZL
Analog Output (Figure 2) RL=10kΩ
480
240
240
VEE=GND=0 15
VEE=-10V
5
400
400
800
900
450
450
5
tPHZ,
Maximum Propagation Delay, Enable to
420
210
210
10
tPZH
Analog Output (Figure 2) RL=10kΩ
320
160
160
VEE=GND=0 15
VEE=-10V
5
300
300
600
CIN
Maximum Input Capacitance, Channel7.5
7.5
7.5
Select or Enable Inputs
CI/O
Maximum Capacitance
VEE=GND=-5V
5
5
CIS
COS
5
18
Feedthrough CIOS
5
0.2
-
4
Unit
ns
ns
ns
ns
pF
pF
IW4052B
ADDITIONAL APPLICATION CHARACTERISTICS
Sym
VCC
bol
Parameter
Test Conditions
V
BW Maximum On-Channel
VEE=GND, RL=1kΩ
10
Bandwidth or Minimum
20 log(VOS/VIS)=-3db
Frequency Response (-3db) VOS at Common OUT/IN
VOS at Any Channel
10
VEE=GND
(-40db)
Feedthrough Frequency (All RL=1kΩ
10
Channels OFF)
20 log(VOS/VIS)=-40db
VOS at Common OUT/IN
VOS at Any 10
Channel
(-40db)
VEE=GND, RL=1kΩ
Signal Crosstalk Frequency 20 log(VOS/VIS)=-40db
Between Sections :
- Measured on Common
- Measured on Any Chanel
THD Total Harmonic Distortion
VEE=GND
5
fIS=1kHz sine wave
10
15
Address-or Enable to Signal VEE=GND, RL=10kΩ**
10
Crosstalk
tr,tf=20ns, Square Wave
* Peak-to-peak voltage symmetrical about (VDD-VEE)/2
** Both ends of channel
Figure 1. Switching Waveforms
Figure 2. Switching Waveforms
5
VIS
V
Limit*
25 °C
Unit
5*
25
MHz
5*
60
5*
10
5*
8
6
10
2*
3*
5*
-
0.3
0.2
012
65
%
mV
(peak)
IW4052B
EXPANDED LOGIC DIAGRAM
6
Download