Evaluation Board User Guide
EVAL-ADAS3023EDZ
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluation Board for the ADAS3023 16-Bit, 8-Channel,
Simultaneous Sampling Data Acquisition System
FEATURES
Full-featured evaluation board for the ADAS3023
Versatile analog signal conditioning circuitry
On-board reference, clock oscillator, and buffers
Converter evaluation and development board (EVAL-CED1Z)
compatible
PC software for control and data analysis (time and
frequency domain)
KIT CONTENTS
EVAL-ADAS3023EDZ evaluation board
ADDITIONAL EQUIPMENT NEEDED
EVAL-CED1Z board
Precision signal source
World-compatible 7 V dc supply (enclosed with EVAL-CED1Z)
USB cable
EVALUATION BOARD DESCRIPTION
The EVAL-ADAS3023EDZ is an evaluation board for the
ADAS3023 16-bit data acquisition system (DAS). This device
integrates an 8-channel low leakage track and hold, a high
impedance programmable gain instrumentation amplifier (PGIA)
stage with high common-mode rejection, a precision 16-bit
successive approximation (no latency) analog-to-digital
converter, and precision 4.096 V reference. It is capable of
converting two channels simultaneously up to 500,000 samples per
second (500 kSPS) throughput.
The evaluation board is designed to demonstrate the performance of the ADAS3023 and to provide an easy-to-understand
interface for a variety of system applications. A full description
of this product is available in the product data sheet and should
be consulted when utilizing this evaluation board.
The evaluation board is intended to be used with the Analog
Devices, Inc., converter evaluation and development (CED)
board, EVAL-CED1Z, a USB-based capture board connected
to P4, the 96-pin interface.
On-board components include a high precision, buffered band
gap 4.096 V reference (ADR434), a reference buffer (AD8032),
passive signal conditioning circuitry, and an FPGA for
deserializing the serial conversion results and configuring
the ADAS3023 via a 4-wire serial interface.
The P3 connector allows users to test their own interface with
or without the optional Altera FPGA, U6 (programmed using
the P2 and passive serial EEPROM, U5).
FPGA
PROGRAMMING
PORT
ADAS3023
PROTOTYPE AREA
FPGA
96-PIN
INTERFACE
POWER
SERIAL
INTERFACE
40-PIN IDC
Figure 1. EVAL-ADAS3023EDZ Evaluation Board
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. A | Page 1 of 28
11221-001
ANALOG
INPUTS
EVAL-ADAS3023EDZ
Evaluation Board User Guide
TABLE OF CONTENTS
Features .............................................................................................. 1
Evaluation Board Software ...............................................................8
Kit Contents ...................................................................................... 1
Software Installation .....................................................................8
Additional Equipment Needed ....................................................... 1
Powering Up the Board ............................................................. 10
Evaluation Board Description......................................................... 1
Running the Software with the Hardware Connected .......... 10
Revision History ............................................................................... 2
DC Testing–Histogram ............................................................. 10
Evaluation Board Hardware ............................................................ 3
AC Testing ................................................................................... 10
Overview........................................................................................ 3
Software Operation .................................................................... 11
Device Description ....................................................................... 3
Histogram Tab ............................................................................ 13
Jumpers, Solder Pads, and Test Points ....................................... 3
Summary Tab .............................................................................. 15
Analog Interface ........................................................................... 3
Spectrum Tab .............................................................................. 16
FPGA .............................................................................................. 4
Time Domain Tab ...................................................................... 17
Reference ....................................................................................... 4
Evaluation Board Schematics and Artwork ................................ 18
Evaluation Board Schematics/PCB Layout ............................... 5
Products on this Evaluation Board .............................................. 26
Basic Hardware Setup .................................................................. 5
Bill of Materials ........................................................................... 26
Jumpers and Test Points .............................................................. 6
Related Links ................................................................................... 28
REVISION HISTORY
5/13—Rev. 0 to Rev. A
Changes to Title and Evaluation Board Description Section ..... 1
Changes to Device Description Section ........................................ 3
Removed CD-ROM Section ............................................................ 8
Changes to Running the Software with the Hardware
Connected Section.......................................................................... 10
Changes to Figure 10 and changes to Start Up Section ............. 11
Changes to Figure 14 ...................................................................... 13
Changes to Figure 16 ...................................................................... 14
Changes to Figure 17 ...................................................................... 15
Changes to Figure 18 ...................................................................... 16
Changes to Figure 19 ...................................................................... 17
4/13—Revision 0: Initial Version
Rev. A | Page 2 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
EVALUATION BOARD HARDWARE
OVERVIEW
The EVAL-ADAS3023EDZ evaluation board is designed to
offer simple evaluation of this integrated device. From a block
diagram perspective, the board uses a set of analog input test
points (or an IDC header), some passive footprints for RC
filtering and external reference, the ADAS3023 device, a serial
interface to the on-board FPGA, and power that can be
supplied locally or via EVAL-CED1Z or externally. Note that
the ADAS3023 device also has an on-chip reference; however,
external circuitry is provided for those who need to test other
suitable options.
A rising edge on CNV samples the differential analog inputs of
a channel or channel pair. The ADAS3023 configuration register
allows the user to configure the number of enabled channels, the
differential input voltage range, and the interface mode using the
evaluation board and software as detailed in this user guide.
Complete specifications for the ADAS3023 are provided in the
product data sheet and should be consulted in conjunction with
this user guide when using the evaluation board. Full details on
the EVAL-CED1Z are available on the Analog Devices website.
The small prototyping area can be useful for building additional
circuitry, if desired. Each block has a specific function as
defined in the following sections.
Single-Ended Signals 1
0 V to 1 V
0 V to 2.5 V
0 V to 5 V
0 V to 10 V
DEVICE DESCRIPTION
Manufactured using the Analog Devices patented high voltage
iCMOS® process, the ADAS3023 is a complete data acquisition
system (DAS) on a single chip that is capable of converting two
channels simultaneously up to 500 kSPS. This part allows the
differential voltage range up to ±20.48 V when using ±15 V
supplies. The ADAS3023 can resolve the full-scale differential
voltages of ±2.56 V, ±5.12 V, ±10.24 V, and ±20.48 V, and it can
be configured to sample two, four, six, or eight channels
simultaneously.
The key difference between the ADAS3022 and ADAS3023
is that the ADAS3023 does not offer the AUX± channels and
temperature sensor (using the CFG register) In addition, the
BUSY/SDO2 (Pin 19) functionality of the ADAS3023 is
different.
1
Input Range, VIN (V)
±1.28 V
±2.56 V
±5.12 V
±10.24 V
See the ADAS3023 data sheet for more information
JUMPERS, SOLDER PADS, AND TEST POINTS
Numerous solder pads and test points are provided on the
evaluation board and are detailed fully in Table 4, Table 5,
and Table 6. Note the nomenclature for this evaluation board
for a signal that is also connected to an IDC connector would
be signal_I. The two 3-pin user selectable jumpers are used for
the ADCs reference selection and are fully described in the
Reference section.
ANALOG INTERFACE
The ADAS3022/ADAS3023 devices become pin compatible
and can be exchanged on the same footprint if the no connect
(NC) pins (Pin 14/Pin 29/Pin 30 on the ADAS3022) and AUX±
(Pin 5 and Pin 40 on the ADAS3022) are tied to AGND, and if
the SDO2 (using the CFG register) of the ADAS3023 is not
enabled, so that the user can actually work with either one of
these options using the same evaluation board. Leaving these
pins floating is not recommended. Note that the differential
paired mode does not exist in the ADAS3023 and, therefore, its
2/4/6/8 channels are always referenced to COM.
The ADAS3023 is an ideal replacement for a typical 16-bit,
simultaneous sampling precision data acquisition system that
simplifies the design challenges by eliminating signal buffering,
level shifting, amplification/attenuation, common-mode
rejection, settling time, or any of the other analog signal
conditioning challenges while allowing smaller form factor,
faster time to market, and lower costs.
Data communication to and from the ADAS3023 occurs
asynchronously without any pipeline delay using a common
4-wire serial interface compatible with SPI, FPGA, and DSP.
Table 1. Typical Input Range Selection
The analog interface is provided with test points for each of the
analog inputs IN[7:0] and COM (that is, IN0_I is common to
both the test point and to P1). The passive device footprints
can be used for filtering, if desired. A simple RC filter made up
of 22 Ω and 2700 pF NPO capacitors is provided. Note that
the use of stable dielectric capacitors, such as NPO or COG, is
required in the analog signal path to preserve the ADAS3023
distortion. Using X5R or other capacitors in the analog signal
path greatly reduces the performance of the system. Also, note
that many bench top arbitrary waveform generators (AWGs)
use 12-bit or 14-bit digital-to-analog converter outputs such
that the 16-bit ADAS3023 devices digitize this directly resulting
in erroneous looking data. If such an AWG is used, a high-order
band-pass filter should be used to filter the unwanted noise
from these sources.
The P31 center pin is connected to the ADAS3023 COM input,
which can be routed to P1 or GND using P31. For channel to
COM configuration, set the jumper across Pin 1 and Pin 2 to
route to P1. For channel pairs configuration, set the jumper
across Pin 2 to Pin 3 to route to GND. This is useful for singleended applications.
For dynamic performance, an FFT test can be done by applying
a very low distortion ac source, such as an Audio Precision
Rev. A | Page 3 of 28
EVAL-ADAS3023EDZ
Evaluation Board User Guide
System 2702. This source can be set for balanced or unbalanced,
and can be floated or grounded depending on the user’s choice.
FPGA
The on-board FPGA performs a number of digital functions,
one of them being the sample rate conversion controlled
using the software. Another function is deserializing the
serial conversion results as the CED data capture board uses
a 16-bit parallel interface. If desired, the deserialized data can
be monitored on the 96-pin edge connecter P1, BD[15:0].
The CED uses a buffered busy signal, BBUSY, as the general
interrupt for the data transfer to the CED board.
The FPGA also provides the necessary ADAS3023 asynchronous control signals for RESET and power down (PD).
The signals from the FPGA to the ADAS3023 can be bypassed
by modifying the default solder pad connections. As shown in
Figure 2, each digital signal on the ADAS3023 is connected to
the larger (top) pad of the three. The default configuration is
the small pad and larger pad (no text) which connects the
FPGA to the ADAS3023 (CNV, BUSY, and SDO signals
shown). The labeled pads, CNV_I, BUSY_I, SDO_I, and so on,
are the signals that are routed to P3. To use P3 instead of the
FPGA, unsolder the default connections and resolder from the
large pad to the xxx_I pads. The FPGA will remain powered;
however, if all the signals are bypassed in this fashion, it will not
have any influence on the ADAS3023.
DEFAULT
the ADC REF1 or REF2 (REFx) pin directly or it can also be
buffered with U20, the AD8032; both of these are set to the
factory default setting.
Table 2. Factory Reference Jumper Configuration
Jumper
Setting
P5
P9
REFIN to GND1
REF to BUF (U20)
1
The connection is made through R102 = 10 k to GND.
To use another reference source, there are two methods:
•
For an external unbuffered reference, remove the P9
jumper and connect a source to the REF test point.
•
Since the ADR434 is a standard 8-lead SOIC, it can also
be removed and replaced with the user’s reference. In this
case, the user reference and the U20 AD8032 buffer can
be used as a reference source.
Internal 4.096 V Reference
The ADC has an internal 4.096 V precision reference and
can be used on most applications. When enabled, 4.096 V will
be present on the ADAS3023 REFx pin and test point, REF.
In addition, a voltage will also be present on the ADAS3023
REFIN pin and test point, REFIN. The voltage present on
REFIN can be used for other purposes, such as to provide the
bias voltage; however, it would need a suitable buffer as the
output impedance of the REFIN is on the order of a few kilo
ohms and loading this voltage down will degrade the internal
reference’s performance.
Table 3. Internal Reference Jumper Configuration
CONNECTION TO P3
Jumper
Setting
P5
P9
Open
Open
11221-003
Note that the ADAS3023 configuration register needs to be
updated either using the included software or by writing the
appropriate bits to enable the internal reference.
Figure 2. Digital Interface Solder Pads—Partial View
Serial Interface
Internal Reference Buffer
The 4-wire serial interface consisting of CS, DIN, SCK, and
SDO is present on the digital interface test points and is
controlled by the FPGA. The FPGA can be bypassed by using
the solder pads.
The internal reference buffer is useful when using an external
2.5 V reference. When using the internal reference buffer,
applying 2.5 V to REFIN, which is directly connected to the
ADC’s REFIN pin, produces 4.096 V at the ADCs REFx pin
and REF test point.
REFERENCE
The ADAS3023 has an internal 4.096 V reference, along with an
internal buffer, useful for using an external reference or one can
use an external 4.096 V reference directly, such as the ADR434
provided on the evaluation board. The evaluation board can be
configured to use any of these references. Two jumpers (P5
and P9) are used for setting the reference in conjunction with
software control.
External Reference–Factory Configuration
The evaluation board includes the ADR434, A1, which is a
4.096 V precision voltage reference. This reference can drive
POWER SUPPLIES AND GROUNDING
The on-board ADP3334 low dropout regulators are provided
for 2.5 V, 3.3 V, and 5 V and also for the FPGA I/O supply
which is user configurable and set to 3.3 V by default. The
FPGA core is supplied by a pair of ADP1715 devices set for
1.2 V. Additional power is supplies via the CED board for an
alternative +5 V analog and digital 3.3 V/5 V digital through P4.
The ADAS3023 requires ±15 V supplies for VDDH and VSSH.
These must be supplied by the user using a standard lab supply
ensuring that the return paths are at the same potential. Refer to
Rev. A | Page 4 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
CN-0201 for the complete information on generating these
±15 V supplies from a +5 V single supply. The differential input
common-mode voltage (VCM) range changes according to the
maximum input range selected and the high voltage power
supplies (VDDH and VSSH). In other words, the specified
operating input voltage of any input pin requires 2.5 V of
headroom from the VDDH and VSSH supplies.
The evaluation board ground plane consists of a solid plane
on one PCB layer shared on another layer with the power plane.
To attain high-resolution performance, the board was designed
to ensure that all digital ground return paths do not cross the
analog ground return paths, that is, all analog on one side and
digital on the other.
EVALUATION BOARD SCHEMATICS/PCB LAYOUT
The evaluation board is a 6-layer board carefully laid out and
tested to demonstrate the specific high accuracy performance
of the ADAS3023 devices. The Evaluation Board Schematics
and Artwork section of this user guide shows the schematics of
the evaluation board.
Figure 5 shows a photograph of the connections made between
the ADAS3023 daughter board and the EVAL-CED1Z board.
1.
2.
3.
4.
5.
BASIC HARDWARE SETUP
The ADAS3023 evaluation board connects to the EVAL-CED1Z
converter evaluation and demonstration board. The EVALCED1Z board is the controller board, which is the communication link between the PC and the main evaluation board.
Before connecting power, ensure that the EVALADAS3023EDZ and the EVAL-CED1Z boards are
connected firmly together.
Connect the power supplies on the EVAL-ADAS3023EDZ
board. The EVAL-ADAS3023EDZ requires external power
supplies of ±15 V. Connect them from a bench top power
supply.
Before connecting the EVAL-CED1Z board to your PC,
ensure that the ADAS3023 software has been installed
from the Analog Devices website. The full software
installation procedure is detailed in the Evaluation Board
Software section.
Connect the EVAL-CED1Z board to the PC via the USB
cable enclosed in the EVAL-SDPCB1Z kit. If using a
Windows® XP platform, you may need to search for the
EVAL-CED1Z drivers. Choose to automatically search for
the drivers for the EVAL-CED1Z board if prompted by the
operating system.
Proceed to the Software Installation section to install the
software. Note that the EVAL-CED1Z board must not
be connected to the PC’s USB port until the software is
installed. The 7 V dc supply should be connected to power
up the board and make sure that the green LED lit.
EVAL-CED1Z
PC
EVAL-ADAS3023EDZ
SIGNAL SOURCE
USB
11221-002
TO WALL WART
Figure 3. Hardware Configuration—Setting Up the EVAL-ADAS3023EDZ
Rev. A | Page 5 of 28
EVAL-ADAS3023EDZ
Evaluation Board User Guide
JUMPERS AND TEST POINTS
Three-pin jumpers are used to configure the ADC reference. Refer to the Reference section for further details and settings.
Table 4. Pin Jumper Descriptions
Jumper
P5
Default
REFIN to
GND
P7
REF to
BUF
P31
COM to
PIN 1
Function
REFIN Select. Buffered reference input selection. Use in conjunction with P7.
Note that the ADAS3023 REFx pin and any other circuit traces/test points will produce 4.096 V when using the
buffered reference configuration; P7 must be left in the open position.
REFIN to A2: Uses the on-board ADR381, A2 (2.5 V) reference. The ADAS3023 must use the buffered reference
configuration.
REFIN to GND: Disables the ADAS3023 internal reference. The ADAS3023 must use the full external reference
configuration.
Open: For use either when using the ADAS3023 on-chip reference or when applying an external 2.5 V source. When
using the on chip reference, a voltage is present on Pin 2 and any other circuit traces/test points. When using an
external source, the ADAS3023 must use the buffered reference configuration.
REF Select. External 4.096 V reference input selection. Use in conjunction with P5. Note that the ADAS3023 REFIN
pin and any other circuit traces/test points produce 2.5 V when using the internal or external reference
configuration and P5 must be left in the open position.
REF to A1: Uses the on-board ADR434, A1 (4.096 V), reference. The ADAS3023 must use the external reference
configuration.
REF to BUF: Uses the on-board ADR434 followed by the AD8032, U20 unity gain buffer. This allows some adjustment
to the reference voltage by use of some resistors around the AD8032. The ADAS3023 must use the external
reference configuration.
Open: For use when using the ADAS3023 on-chip reference or an externally applied source connected directly to
Pin 2 or the REF test point.
COM Input Select. Center pin connected to ADAS3023 COM pin. Center pin to PIN1 routes COM to P1. Center to
PIN3 routes COM to GND.
Solder pads jumpers are factory configured and can be changed by the user.
Table 5. Analog and Digital Solder Pads Descriptions
Jumper
P9
P16
P17
P18
P19
P27
P28
P29
P25
Name
SDO
DIN
CNV
SCK
BUSY
RESET
PD
CS
DSPCLK
Default
1 to 3
1 to 3
1 to 3
1 to 3
1 to 3
1 to 3
1 to 3
1 to 3
Soldered
Function
SDO Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P34.
DIN Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P35.
CNV Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P36.
SCK Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P33.
BUSY Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P37.
RESET Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P38.
PD Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P39.
CS Interface Select. Pad 1 to Pad 3 for FPGA; Pad 2 to Pad 3 for P3 to P40.
CED Clock Source.
Rev. A | Page 6 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
Table 6. Power Supply Solder Pads
Jumper
P6
P13
P8
P10
P11
P12
Name
VDDH
VSSH
AVDD
–
–
VIO
Default
Soldered
Soldered
+5VA
Soldered
Soldered
Open
P14
P15
P33
P34
P35
P22
P23
P24
P26
P30
DVDD
VDRVVDRV+
U4 V+
U4 V−
−15V
−5VA
+5VA
+5VD
+15V
+5VD
−5VA
+5VA
VDRV+
VDRV−
Soldered
Soldered
Soldered
Soldered
Soldered
Function
VDDH Supply.
VSSH Supply.
AVDD Supply. Selection of +5 V A, analog supply from the CED board or +5 V from U3.
VIO Supply. This solder pad can be used to power the FPGA VIO and ADAS3023 VIO together.
FPGA VIO Supply. Supplied from U8, 3.3 V, dedicated digital supply.
VIO Supply. Selection of 2.5 V (2V5), 3.3 V (3V3), or DVDD (5V). Note that the ADAS3023 digital outputs are set to
this level and are directly wired to the FPGA, U6, which is 3.3 V max. When using the 5 V setting, the ADAS3023
outputs, SDO and BUSY must be resistively divided using the 0603 pads provided on the evaluation board. For
this reason, P10 is used as the default.
DVDD Supply. Selection of +5 V digital, +5 V D, and +5 V from U3.
U20 V−/P34 Supply. Selection of −5 V A, analog supply from the CED board or GND.
U20 V+/P35 Supply. Selection of +5 V A, analog supply from the CED board or +5 V from U3.
U4 V+ Supply. Selection of VDRV+ or U2.
U4 V− Supply. Selection of VDRV− or GND.
−15 V CED Supply.
−5 V A (Analog) CED Supply.
+5 V A (Analog) CED Supply.
+5 V D (Digital) CED Supply.
+15 V (Analog) CED Supply.
Table 7. Test Points (By Signal Type)
Test Point
IN0_I
IN1_I
IN2_I
IN3_I
IN4_I
IN5_I
IN6_I
IN7_I
COM_I
REF
REFIN
CNV
BUSY
SDO
SCK
PD
RESET
DIN
CSB
MSCL
VDDH
VSSH
AVDD
DVDD
VIO
+5VA
−5VA
+15V
−15V
+5VD
GND(s)
Type
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Analog Input
Digital Input
Digital Output
Digital Output
Digital Input
Digital Input
Digital Input
Digital Input
Digital Input
Digital Output
Power
Power
Power
Power
Power
Power
Power
Power
Power
Power
Power
Description
Path for IN0 Input.
Path for IN1 Input.
Path for IN2 Input.
Path for IN3 Input.
Path for IN4 Input.
Path for IN5 Input.
Path for IN6 Input.
Path for IN7 Input.
Path for COM Input.
Direct Connection to ADAS3023 REFx Pin.
Direct Connection to ADAS3023 REFIN Pin.
Direct Connection to ADAS3023 CNV Pin.
Direct Connection to ADAS3023 BUSY Pin.
Direct Connection to ADAS3023 SDO Pin.
Direct Connection to ADAS3023 SCK Pin.
Direct Connection to ADAS3023 PD Pin.
Direct Connection to ADAS3023 RESET Pin.
Direct Connection to ADAS3023 DIN Pin.
Direct Connection to ADAS3023 CS Pin.
Eval Board Master Clock Form Y3, 100 MHz Oscillator.
Direct Connection to ADAS3023 VDDH Pin.
Direct Connection to ADAS3023 VSSH Pin.
Direct Connection to ADAS3023 AVDD Pin.
Direct Connection to ADAS3023 DVDD Pin.
Direct Connection to ADAS3023 VIO Pin.
Connected to P24; CED +5 V A.
Connected to P23; CED −5 V A.
Connected to P30; CED +5 V A.
Connected to P22; CED −5 V A.
Connected to P26; CED +5 V D.
Connected to Eval Board GND Plane.
Rev. A | Page 7 of 28
EVAL-ADAS3023EDZ
Evaluation Board User Guide
EVALUATION BOARD SOFTWARE
When installed properly, Windows displays a completion
message as shown in Figure 5.
SOFTWARE INSTALLATION
It is recommended that you close major Windows applications
prior to installing the software.
System Requirements
•
•
•
PC operating Windows XP or Vista
USB 2.0 (for CED board)
Administrator privileges
Website Download
11221-005
The software versions are also available from the Analog
Devices PulSAR Analog to Digital Converter Evaluation Kit
page. After downloading the software, it is recommended to
use the WinZip Extract function to extract all of the necessary
components as opposed to just clicking on setup.exe in the
zipped file.
After extracting, click on setup.exe in the folder created during
the extraction and follow the instructions on the screen. If
another version exists, it may be necessary to remove it.
Figure 5. Completing the Found New Hardware Wizard
On some PCs, the Found New Hardware Wizard may show up
again and, if so, follow the same procedure to install it properly.
USB Drivers
The software also installs the necessary USB drivers. After
installing the software, power up the CED board and connect
to the PC USB 2.0 port. The Windows Found New Hardware
Wizard will display.
The Device Manager can be used to verify that the driver was
installed successfully.
11221-006
Click Next to install the drivers automatically.
11221-004
Figure 6. Device Manager
Figure 4. Welcome to the Found New Hardware Wizard
Rev. A | Page 8 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
Troubleshooting the Installation
11221-008
11221-007
If the driver was not installed successfully, the Device Manager
displays a question mark for Other devices because Windows
does not recognize the EVAL-CED1Z board.
Figure 7. Device Manager Troubleshooting
The USB Device can be opened to view the uninstalled
properties.
Figure 8. USB Device Properties
This is usually the case if the software and drivers were installed
by a user without administrator privileges. If so, log on as an
administrator with full privileges and reinstall the software.
Rev. A | Page 9 of 28
EVAL-ADAS3023EDZ
Evaluation Board User Guide
POWERING UP THE BOARD
11221-009
The evaluation board, as configured from the factory, uses the
local LDOs for power where necessary. A ±15 V dc lab supply
must be connected to the board. Test points (yellow and white)
are provided for these external supplies.
Figure 9. Test Points
RUNNING THE SOFTWARE WITH THE HARDWARE
CONNECTED
The evaluation board includes software for analyzing the
ADAS3023. The EVAL-CED1Z is required when using the
software. The software is used to perform the following tests:
•
•
•
Histogram tests for determining code transition noise (dc)
Fast Fourier transforms (FFT) for signal-to-noise ratio
(SNR), SNR and distortion (SINAD), total harmonic
distortion (THD), and spurious free dynamic range (SFDR)
Time domain analysis
This evaluation software should be located at
<local_drive>:\Program Files\Analog Devices\ADAS3023
Evaluation Software.
In order to launch the software, click
Start>All Programs>Analog Devices\ADAS3023 Evaluation
Software. You can then apply the signal source and capture
the data.
To uninstall the program, click
Start>Control Panel>Add or Remove Programs>Analog
Devices ADAS3023 16-Bit, 8-Channel Simultaneous
Sampling Data Acquisition System.
Refer to Figure 10 to Figure 19 for further details and features of
the software.
DC TESTING–HISTOGRAM
This tests the ADC for the code distribution for dc input and
computes the mean and standard deviation, or transition noise,
of the converter and displays the results. Raw data is captured
and passed to the PC for statistical computations.
To perform a histogram test, select Histogram from the test
selection window and click on Start. To test dc values, apply a
source to any of the analog inputs IN[7:0]_I either via test
points or P1. Note that 0805 and 0603 SMT pads are provided
in each signal path and can be used for filtering the source, if
necessary.
AC TESTING
This tests the traditional ac characteristics of the device and
displays a fast Fourier transform (FFT) of the result. As in the
histogram test, raw data is captured and passed to the PC
where the FFT is performed displaying SNR, SINAD, THD,
and SFDR. The data can also be displayed in the time domain.
To perform an ac test, apply a sinusoidal signal to the analog
inputs. Low distortion, better than 97 dB, is required to allow
true evaluation of the part. Note than many bench-top signal
generators are at best 14-bit digital to analog converter (DAC)
outputs and the ADAS3023 is 16-bits.
Simply connecting a source of this resolution results in what
would appear to be incorrect displayed results (numerous
harmonics and spurs). To alleviate this, one possibility is to
filter the input signal from the ac source. There is no suggested
band-pass filter, but consideration should be taken in the
choice. Note that a passive filter also provides dc blocking and if
any dc common mode is to be preserved, it would have to take
place after the filtering.
Rev. A | Page 10 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
SOFTWARE OPERATION
1
2
4
3
5
11221-110
1
Figure 10. Setup Screen
Start Up
Refer to the numbered labels in Figure 10 which match the
numbered descriptions in this section. This section details the
operation of the software located in the default directory:
•
•
<local_drive>:\Program Files\Analog Devices\ADAS3023
Evaluation Software\ADAS3023 Evaluation Software.exe
1.
2.
3.
When running the software from Start/All Programs/
Analog Devices, the software automatically runs. Select
EXIT (F10) to stop the software and display the right
arrow (see 1 in Figure 10).This arrow is used to start the
software again. When running the software, this icon is not
displayed.
Select the ADAS3023 from the PRODUCT SELECT field.
To begin evaluating the device, the on-board supplies must
be enabled.
• RESET (0) resets the ADAS3023 device to a known
state. Click RESET twice: once to reset the ADAS3023
and again to bring it out of the reset state. Note that
the CFG is also reset to the default condition.
Rev. A | Page 11 of 28
•
•
PD (0) places the ADAS3023 device in power-down.
This does not need to take place when starting the
software.
Reference Selection: At this time, it is recommended
to use the evaluation board’s externally generated
reference (default). To select the on-chip reference,
remove the P5 and P7 jumpers and click REF
DISABLED once to display REF ENABLED.
Serial Data Output 2 (SDO2) Option: The ADAS3023
busy signal is always output on the BUSY/SDO2 pin
when CS is logic high. If SDO2 is enabled when CS is
brought low after the EOC, the SDO outputs the data
from Channel 0, Channel 1, Channel 2, and Channel 3
and SDO2 outputs the data from Channel 4, Channel 5,
Channel 6, and Channel 7 after 16 SCK rising edges.
The conversion result output on this pin synchronizes
to the SCK falling edges. Click SDO2 DISABLED
once to display SDO2 ENABLED.
Update CFG: If the default configuration (channel,
channel configuration, reference, and so on) is
acceptable, clicking Update CFG writes to the
EVAL-ADAS3023EDZ
4.
5.
Evaluation Board User Guide
ADAS3023 configuration register (CFG). Note that
after changing any of the CFG register, this button
must be clicked for the new setting to take effect.
The CFG controls (labeled 4 in Figure 10) are used to set
the CFG. See the Software Controls section.
Sampling Frequency is used to set the sample frequency.
Enter the sample rate in kilohertz. Units, such as .5 k (case
sensitive) for 500,000 Hz (maximum 500 kSPS), can be
used.
Configuring the ADAS3023 Device
Programmable Gain
The most useful and innovative feature of the ADAS3023 is the
on-chip programmable gain instrumentation amplifier, which
allows four (±2.56 V to ±20.48 V) input ranges. Select the
appropriate setting for the input voltage span. Do not include
any common-mode signals, which are rejected. Note that the
ADAS3023 device does not need the usual level shifting that
is common in SAR ADC systems. The ADAS3023 device can
accommodate any input type, fully differential, single ended,
bipolar, and so on.
The ADAS3023 device is configurable using a 16-bit on-chip
register, CFG (refer to the device data sheet for more details).
Remember to select Update CFG after choosing CFG details
for the new setting to take place. Configure all the selections
and then select Update CFG.
Input Channel
11221-113
11221-112
To select the input channel, make a selection from the pulldown menu.
Figure 11. Input Channel
Figure 13. Programmable Gain
Channel Pairing
The channels can be paired (up to 4 maximum) or all channels
can be referenced to the COM input. Note that any input
channel including COM has an absolute input range of VDDH
− 2.5 V and VSSH + 2.5 V (± high voltage supplies, usually
external).
Software Controls
Within any of the chart panels, these controls are used to
control the display.
Locks the graph axis to automatically fit the data.
Uses last axis set by user.
,
Rescales the axes to the automatic values.
,
Set the axes properties, such as format, precision,
color, and so on.
Displays the cursor.
Is used for zooming in and out.
11221-111
Is used for panning.
Figure 12. Channel Pairing
Is used to set various graph properties such as graph
type, colors, lines, and so on.
Rev. A | Page 12 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
HISTOGRAM TAB
1
1
1
11221-114
2
Figure 14. Histogram Screen
Single Capture (F3) and Continuous Capture (F4), labeled 1 in Figure 14, are used to perform a single capture or continuous capture of
data in the Samples field. Refer to label 2 for histogram statistics in Figure 14. The results are displayed in Figure 15. Note that the results
can be displayed as a histogram, in the time domain, or in the frequency domain.
Rev. A | Page 13 of 28
EVAL-ADAS3023EDZ
Evaluation Board User Guide
11221-115
Histogram Display
Figure 15. Histogram Display
Note that ADAS3023 output is twos complemented output; however, the software outputs the results in straight binary.
11221-116
Time Domain Display
Figure 16. Time Domain Display
Figure 18 display the time domain statistics for the x-axes and y-axes, respectively.
Rev. A | Page 14 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
SUMMARY TAB
11221-117
The charts can be displayed together when the Summary tab is selected as shown in Figure 18.
Figure 17. Summary
Rev. A | Page 15 of 28
EVAL-ADAS3023EDZ
Evaluation Board User Guide
SPECTRUM TAB
The FFT is displayed when the Spectrum tab is selected and the FFT data is shown (see label 2) in Figure 18.
1
11221-118
2
Figure 18. FFT Spectrum
Rev. A | Page 16 of 28
Evaluation Board User Guide
EVAL-ADAS3023EDZ
TIME DOMAIN TAB
The time domain (oscilloscope) data is shown in Figure 19 (see label 1).
11221-119
1
Figure 19. Time Domain
Rev. A | Page 17 of 28
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
P1
GND
AUX–I
GND
DNI
R61
50Ω
1
GND
DNI
R60
50Ω
IN0_I
BLU
AUX+I
3M30326-6002HB
1
GND
COM_I
BLU
1
CH4I
GND
DNI
R66
50Ω
1
COMI
CH7I
GND
DNI
R67
50Ω
GND
DNI
R68
50Ω
1
R39
90.9Ω
0Ω
GND
0Ω
C56
TBD0805
R40
90.9Ω
R49
C55
TBD0805
R48
GND
2 TBD0805
C54
90.Ω9
0Ω
DNI 1
R38
C10
2700pF
R47
DNI
GND
GND
90.9Ω
0Ω
C53
2700pF
R37
R46
DNI
C52
2 TBD0805
90.9Ω
0Ω
DNI 1
C48
GND
C50
2700pF
GND
C49
2700pF
2 TBD0805
DNI 1
C47
2700pF
GND
GND
C46
2700pF
C64
2 TBD0805
C63
2700pF
GND
C62
2700pF
C51
2700pF
R36
DNI 1
C61
2 TBD0805
DNI 1
C60
2700pF
GND
GND
C59
2700pF
GND
R45
DNI
C58
2 TBD0805
DNI 1
C57
2700pF
GND
GND
GND
90.9Ω
90.9Ω
R34
0Ω
2700pF
2 TBD0805
C5
C4
2700pF
R35
DNI
DNI
DNI
R44
0Ω
R43
GND
GND
R51
90.9Ω
0
C3
2700pF
R42
DNI
2 TBD0805
R50
C2
90.9Ω
DNI 1
C1
2700pF
GND
0
DNI
PSTRNKPE4117
GND
2 3 4 5
R41
IN4_I
BLU
CH3I
IN6_I
1 BLU
GND
DNI
R65
50Ω
IN7_I
BLU
CH6I
GND
DNI
R64
50Ω
CH1I
CH2I
IN3_I
1 BLU
IN5_I
1 BLU
CH5I
GND
DNI
R63
50Ω
IN2_I
1 BLU
GND
DNI
R62
50Ω
CH0I
PSTRNKPE4117
GND
2 3 4 5
IN1_I
1 BLU
PSTRNKPE4117
P31
IN7
IN6
IN5
IN4
IN3
IN2
IN1
IN0
1
AUX–
VSSH
AUX+I
AUX–I
COM
COM_2
GND
1
IN7
1
IN6
1
IN5
1
IN4
1
IN3
1
IN2
1
IN1_2
1
IN0_2
VDDH
VSSH
R82
AUX–I
BLU
VCM_AUX
R33
49Ω9
GND
VCM_AUX
TBD0805
R95
R52
TBD0805
499Ω
1
GND
R81
TBD0805
R80
TBD0805
1
AUX+I
BLU
PD
DIG1
RESET
DIN
CSB
IN0 1
IN1 2
IN2 3
IN3 4
AUX+ 5
IN4 6
IN5 7
IN6 8
IN7 9
COM 10
TBD0402
R94
GND
C38C92
0.1µF
0.1µF
DUT CIRCUITS
GND
ADAS3XXX
R85
R86
GND
R54
499Ω
GND
499Ω
R84
TBD0805
GND
GND
R53
499Ω
499Ω
R38
TBD0805
GND
GND
AVDD
DVDD
ACAP
DCAP
SCK
VIO
SDO
BUSY_AUX
CNV
499Ω
U4
R87
1
TBD0805
U4
7
ADA4841-2YRZ
5
499Ω
R88
TBD0805
C94
DNI
ADA4841-2YRZ
6
3
2
30
29
28
27
26
25
24
23
22
21
REFIN
GND
GND
22Ω
R58
R79
499Ω
22Ω
R57
IN0
IN1
IN2
IN3
AUX+
IN4
IN5
IN6
IN7
COM
ACAP
1 YEL
GND
+2.5V
P20
1
2
3
4
4PJUMPER
DCAP
1 YEL
AUXPARTFOOTPRINT
GND
AUX+
GND
AUX–
C91
TBD0805
DNI
COMMON MODE CAP
1
2
3
4
5
6
7
8
9
10
11
12
GEN_QFN40_6X6_PAD
C93
U7
RCAP
REF
RCAP
1 YEL
RCAP
2 3 4 5
ACAP
COM
1 COMI
R71
R2
IN1
1 CH1I
DCAP
IN0
1 CH0I
1
2
3
PAD
40
39
38
37
36
35
34
33
32
31
C41
C42
AUX–
VDDH
VSSH
TBD0603
TBD0603
C43
C44
11
12
13
14
15
16
17
18
19
20
TBD0805
TBD0805
REF
REFIN
RCAP
48
47
46
45
44
43
42
41
40
39
38
37
13
14
15
16
17
18
19
20
21
22
23
24
U9
GND
AVDD
DVDD
ACAP GND
DCAP
C68
TBD0603
C67
TBD0603
ADA4841-2YRZ
AMPVEE
U4
8
V+
V–
4
10µF
C84
10µF
C72
0.1µF
C71
0.1µF
C70
0.1µF
GND
GND
P35
1
2
3
P34
1
2
3
C77
0.1µF
C76
0.1µF
C75
0.1µF
AMPVEE
DO NOT INSTALL IF VEE = GND
P
C89
0.1µF N
P
C45
0.1µF N
AMPVCC
RCAP
ACAP
AVDD
SUPPLY DECOUPLING
PLACE CLOSE TO THE DUT
GND
C47
10µF
C96
10µF
C73
0.1µF
REF DECOUPLING
C65
0.1µF
C66
TBD0603
REF
REF
REFIN
GEN_48LQFP
36
35
34
33
32
31
30
29
28
27
26
25
AMPVCC
CSB
DIN
RESET
DIG1
PD
SCK
VIO
SDO
BUSY_AUX
CNV
Rev. A | Page 18 of 28
2700pF
Figure 20. Schematic, DUT, Analog
2700pF
VDRV–
GND
VDRV+
AUX_AMPVCC
AMPVCC
C81
TBD0603
VIO
C80
TBD0603
DCAP
AMPVEE
C82
10µF
C79
TBD0603
DVDD
C78
0.1µF
EVAL-ADAS3023EDZ
Evaluation Board User Guide
EVALUATION BOARD SCHEMATICS AND ARTWORK
11221-020
P14
VSSH
DVDD
+3.3V
+2.5V
GND
AVDD
BLU
P12
VIO
GND
C15
10µF
GND
C16
10µF
GND
+15V
–15V
GND
+15V
P33
VIO_FPGA
EN_5V_N
+5VA
+5V
VIO
1 BLU
VDRV1 BLU
GND
C14
10µF
DVDD
1 BLU
GND
C13
10µF
VDRV–
AVDD
1
C12
10µF
GND
VSSH
1 BLU
VIO_FPGA
0Ω
2
10kΩ
R11
–5VA
0Ω
+5VD
+5VD
+5VD
1 RED
GND
C23
10µF
VDRV+
BLU
1
R90
R24
-5VA
–5VA
1 WHT
1
10kΩ
R10
VDRV+
+5VA
RED
+5VA
GND
+15V
–15V
GND+5VA
GND1
+15V
-15V
GND
1 BLK 1 YELWHT 1
1 BLK
1
–5VA
P15
+5VD
+5VDVDD
+5VA
+5V
P8
–15V
P13
C11
10µF
GND
R69
2.2µF
GND
GND
GND
GND
GND
GND2
GND3
1 BLK 1 BLK
GND
GND
GND
GND6
GND5
BLK 1 BLK
2.2µF
1
GND
U3
ADP3334ACPZ
7 IN1 OUT1 1
8
2
IN2 OUT2
6
3
SD_N FB
PAD GND
5
PAD
GND
C29
AVDD
+15V
C30
1 2
+15V
1000pF
EN_3.3V_N
TBD0805
R25
VDDH
R13
140kΩ
1
C32
JP1
2
0
0Ω
R22
64.9kΩ
210kΩ
C33
1
2
1
2
1
2
3
1
2
3
1
2
3
C26
TBD0805 C27
1 2
1000pF
2
1 R14 2
78.7kΩ
1 R152
1 R16 2
+5V
+3.3V
AVDD
0Ω
+15V R96
VIO_FPGA
EN_2P5V_N
GND
GND
3
VDD_REF381
1 RED
A2
ADR381ARTZ
1 VIN VOUT 2
GND
TP
TP1
VIN
NC2
NC1 VOUT
GND TRIM
8
7
6
5
1
0Ω
2
R97
R12
10kΩ
TBD0805
1
R91
1
P5
1
2
3
JP2
2
0
REF381_OUT
RED
ADR434ARMZ
1
2
3
4
A1
EXTERNALREFERENCE
0Ω
1 R20 2
2.2µF
2.2µF
+15V
1
2
3
4
1
2
3
GND
R102
10kΩ
REFIN
REFIN
1 RED
10
R23
R98
10kΩ
TBD0805
C28
C85
GND
0Ω
R92
TBD0805
DNI
GND
1 R21 2
0Ω
0Ω
–IN
OUT 1
3 +IN
AD8032
2
U20
0kΩ
R7
C83
TBD0805
+2.5V
1
REF
RED
FPGA SUPPLIES
GND
U11
R5 ADP1715ARMZ-R7
1kΩ 1
EN
2 IN
OUT 3
4 ADJ
GND
R6
5 6 7 8
2kΩ
LDO ADJUSTED TO 1.2V
GND
U10
R3
ADP1715ARMZ-R7
1kΩ
1 EN
2 IN
OUT 3
4 ADJ
GND
R4
5 6 7 8
2kΩ
1 R8 2
0Ω
1 R9 2
0Ω
REF
GND
C88
0.1µF
R28
59K
36.5kΩ
R27
GND
8
+VS
–VS
4
VDRV+
0
GND
–IN
OUT 7
5 +IN
AD8032
6
R70
GND
REGULATES FPGA VIO SUPPLIES TO 3.3V (MAX ALLOWED)
U8
ADP3334ACPZ
+5VD
7 IN1 OUT1 1
8 IN2 OUT2 2
6 SD_N FB 3
R55
140kΩ
PAD GND
5
PAD
+5VD
+5VD
U20
AD8032
R101 AUX_AMPVCC
REFIN CONNECTION:
OPEN: INTERNAL 2.5V BAND GAP
1:EXTERNAL 2.5V BAND GAP, INT REF BUF
3:EXTERNAL 4.096 REFERENCE,
INT REF BUF DISABLED
P7
REF
0Ω
DNI
R93
GND
PAD GND
5
PAD
U2
ADP3334ACPZ
7 IN1 OUT1 1
8 IN2 OUT2 2
6 SD_N FB 3
GND
7 IN1 OUT1 1
8 IN2 OUT2 2
6
3
SD_N FB
PAD GND
5
PAD
U1
ADP3334ACPZ
TBD0805
1 R19 2
0Ω
C35
C17
C31
C86
R29
U12
ADP3334ACPZ
7 IN1 OUT1 1
8
2
IN2 OUT2
6
3
SD_N FB
PAD GND
5
PAD
C37
1 2
1000pF
1000pF
C40
R26
2.2µF
DNI
R99
R100
VDDH
1 BLU
C36
C87
1 R17 2
300kΩ
C34
1 R18 2
60.4kΩ
TBD0805 TBD0805
P6
0.1µF
2.2µF
2.2µF
R1
C19
1 2
LDO ADJUSTED TO1.2V
C39
ANALOG SUPPLIES
10µF
0.1µF
TBD0805
SUPPLYOPTIONS
C20
Rev. A | Page 19 of 28
3
2
1
Figure 21. Schematic, Power
TBD0805
C24
1 2
C25
1 2
VCM_AUX
R56
2.2µF
2.2µF
2
2
2
2
C18
1 2
C7
2.2µF
2.2µF
2.2µF
C21
1 2
C22
1 2
C8
0.1µF
0.1µF
2.2µF
2.2µF
1000pF
1
C9
1
1
78.7kΩ
1
2.2µF
1
0.1µF
VIO_FPGA
VPLL
VFPGA
Evaluation Board User Guide
EVAL-ADAS3023EDZ
11221-021
GND
C107
100pF
0Ω
R31
CSB
PD
RESET
VIO
VIO
VIO
VIO
10kΩ
GND
R126
TBD0603
DNI
BUSY_AUX R30
0Ω
CNV
DIN
0Ω
GND
GND
GND
GND
GND
15kΩ
DNI
GND
10kΩ
DNI
R32
R125
R72
R73
R74
3
2
1
P16
P17
DIN_I
SDO_I
P19
CNV_I
P27
BUSY_I
P28
RESET_I
P29
PD_I
CSB_I
0.1µF
C108
5
CNV
DIN
SCK
SDO
CNV
1 BLU
DIN
1 BLU
SCK
1 BLU
SDO
1 BLU
VIO_FPGA
U6
ASDI
ASDO C3
D4
GND
F3
4 EPCS4SI8N
E1
E2
GND
K2
K1
K4
K5
M1
L1
F4
N_CSO
L2
J4
M2
M3
N1
N2
L3
P1
P2
P3
C1
L4
M4
C2
D5
EN_3.3V_N
E5
E3
EN_5V_N
EN_2P5V_N E4
D3
G2
R121
10kΩ
DIG1
1
DIG1
GND
R122
10kΩ
CSB
RESET
PD
CSB
1 BLU
RESET
1 BLU
PD
1 BLU
GND
L6
VCCD_PLL1
IO
CLK0
IO
CLK1
IO
CLK2
IO
CLK3
IO
DATA0
IO
VPLL
VPLL
GND
IO
DCLK
IO
IO
NCE
IO
NCONFIG
IO
IO
TCK
TDI
IO
TMS
IO
IO
IO
IO BANK_1
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
TDO
GND_PLL1
N5L5
BUSY
BUSY_AUX1 BLU
PS_DCLK
1
GND
2
PS_CDONE_N
3
VIO_FPGA
4
PS_CONFIG_N
5
PS_STATUS_N
6
DATA
7
N_CSO
8
ASDO
9
GND
10
3M2510-5002UB
P2
ASDO
3 7 U5
VCC
N_CSO
1
nCS 8
2 DATA
PS_DCLK 6
DCLK DATA
GND
GND
P21
1
2
3
GND
EP2C5F256C7N
F2
H5
G1
G5 PS_STATUS_N
J5 PS_CONFIG_N
H4 PS_DCLK
F1 DATA
H2 MCLK
H1
J2
J1
VCCIO3
GND
POWER_FPGA
VCCIO2
VCCIO1
VIO_FPGA
VCCINT
VIO
BANK_2
B16
G14
K14
R16
R128
R76
R132
15kΩ
DNI
TBD0603
DNI
TBD0603
DNI
10kΩ
R130
R75
R103
10kΩ
TBD0603
DNI
10kΩ
DNI
10kΩ
DNI
R77
10kΩ
DNI
R78
10kΩ
DNI
P10
VFPGA
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
P11
G9
H7
H10
J7
P3
OH_D0
OH_D1
OH_D2
OH_D3
OH_D4
OH_D5
OH_D6
OH_D7
2
2
1
2
VCCIO1
B1
G3
K3
R1
BANK_4
OH_D8
OH_D9
OH_D10
OH_D11
OH_D12
OH_D13
OH_D14
OH_D15
C110
C109
1
2
VIO_FPGA
A2
A15
C7
C10
E7
E10
LA_CLK1
LA_CLK2
1000pF
GND
U6
MSEL0
MSEL1
J13
K12
DSPCLK H16
H15
J15
J16
LA_CLK2
LA_CLK1
EP2C5F256C7N
VCCIO4
M7
M10
P7
P10
T2
T15
G8
C9
E8
E9
H3
H14
J3
J14
M8
M9
P8
H8
P9
R2
R15
T1
T16
J9
K9
H9
J8
A1
A16
B2
B15
C8
M5
R3 IO VCCA_PLL1
CLAMP_ENT3 IO
P5 IO
P4
IO
T4 IO
R4 IO
T5
IO
U6
R5 IO
T6 IO
N8 IO
T7 IO
R7 IO
L7 IO
L8 IO
T8 IO
R8 IO
OH_D15 T9 IO
OH_D14 R9 IO
OH_D13 N9 IO
OH_D12 N10 IO
OH_D11 T11 IO
OH_D10 R11 IO
OH_D9 P11 IO
OH_D8 L9 IO
OH_D7 L10 IO
OH_D6 R10 IO
OH_D5 T10 IO
OH_D4 K11 IO
OH_D3 K10 IO
OH_D2 N11 IO
OH_D1 P12 IO
OH_D0 P13 IO
T12 IO
R12 IO
L12 IO
T13 IO
R13 IO
T14 IO
R14
IO
M11
IO
L11 IO
GNDA_PLL1
EP2C5F256C7N M6
R59
3M2540-6002UB
VIO_FPGA
GND
GND
GND
2
VIO_FPGA
R134
10kΩ
GND
C112
0.1µF
C114
0.1µF
0.1µF
C117
L13 PS_CDONE_N
H13 BD<0>
D15 BD<1>
D16 BD<2>
E16 BD<3>
C14 BD<4>
D13 BD<5>
E14 BD<6>
D14 BD<7>
N12 BD<8>
M12 BD<9>
N13 BD<10>
N14
P14 BD<12>
P15 BD<13>
P16 BD<14>
N15 BD<15>
N16 AD<0>
M15 AD<1>
M16 AD<2>
M14 AD<3>
L14 AD<4>
L15
L16 BD<11>
K16
K15 BWR_N
H12 BRESET
J12 CONTROL
G16 BBUSY
G15 BRD_N
F15 BCS_N VIO_FPGA
F16 ADCOK
J11 PLLOK
H11
R135
G12
10kΩ
G13
M13
EP2C5F256C7N
VFPGA
VPLL
U6
F11
VCCD_PLL2
CLK4 CONF_DONE
CLK5
IO
CLK6
IO
CLK7
IO
IO
MSEL0
IO
MSEL1
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
BANK_3
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
NSTATUS
GND_PLL2
F12 D12
GND
C113
SDO
0.1µF
VPLL
C116
VIO_FPGA
0.1µF
GND
C118
P9
C120
GND
0.1µF
2
0.1µF
VIO
0.1µF
C119
C122
GND
2
GND
0.1µF
VIO_FPGA
0.1µF
VIO_FPGAVIO_FPGA
R136
0Ω
10kΩ
R141
10kΩ
R140
10kΩ
R139
R138
GND
R137
0Ω
0.1µF
C123
PLLOK
ADCOK
AC
GND
R150
0Ω
VIO_FPGA
GND
R151
0Ω
GND
ADCOK
GND
ADCOK
CR1
AC
CR2
GND
GND
GND
GND
GND
GND
VCCIO1
604Ω
R89
604Ω
R145
10kΩ
10kΩ
BRESET R142
10kΩ
CONTROL R143
10kΩ
DSPCLK R144
BWR_N
BRD_N
BBUSY
BCS_N
MSEL0MSEL1
C121
C124
SCK_I
C125
SCK
0.1µF
2
2
C126
1000pF
E12
U6
VCCA_PLL2 B14
IO
IO A14
IO C13
IO C12
IO B13
IO A13
B11
IO
IO B12
IO A12
IO A11
IO C11
IO G10
IO G11
IO B10
IO A10
IO F10
IO F9
D11
IO
IO D10
IO A9
IO B9
IO A8
IO A7
IO B7
IO F7
IO F8
IO D8
IO B6
A6
IO
IO G6
IO G7
IO D6
IO C6
IO C5
IO C4
IO B5
IO A5
IO B4
IO A4
A3
IO
IO B3
IO E6
IO F6
GNDA_PLL2
E11 EP2C5F256C7N
C111
SCK_I
SDO_I
DIN_I
CNV_I
BUSY_I
RESET_I
PD_I
CSB_I
C127
MCLK
MCLK
1 YEL
MCLK
0.1µF
2
2
100MHZ Y3
4 V+
3
1 EN OUT
C115
C129
P18
0.1µF
0.1µF
VIO
0.1µF
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
0.1µF
Rev. A | Page 20 of 28
1
C128
1
C130
Figure 22. Schematic, FPGA
C131
1
1
0.1µF
1
1
0.1µF
1
0.1µF
EVAL-ADAS3023EDZ
Evaluation Board User Guide
11221-022
0.1µF
Evaluation Board User Guide
EVAL-ADAS3023EDZ
CONTROL
1
VDIG
1
2
1
BRESET
BD<12>
DSPCLK_CED
–15V
-5VA
+5VA
1
2
P24
P23
1
2
1
2
P22
DSPCLK
–5VA_CED
+5VA_CED
BD<8>
BD<9>
BD<10>
BD<11>
BD<13>
–5VA_CED
+5VA_CED
1
GND
BWR_N
1
VDIG
BWR_N
BCS_N
AD<4>
AD<2>
AD<0>
BBUSY
1
BBUSY
BD<14>
BD<15>
+15V
ERNI533402
ERNI533402
GND
BCS_N
+15V_CED
–5VA_CED
+5VA_CED
ERNI533402
GND
Figure 23. Schematic, 96-Pin Interface
11221-024
P25
AD<3>
BRESET AD<1>
BD<2>
BD<3>
BD<4>
VDIG
BD<5>
BD<6>
BD<7>
P4
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32
11221-023
1
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
BD<0>
BD<1>
P30
1
2
BRD_N
+5VD
BRD_N
P4
CONTROL
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
1
2
P26
P4
Figure 24. Silkscreen, Top
Rev. A | Page 21 of 28
Evaluation Board User Guide
11221-025
EVAL-ADAS3023EDZ
11221-026
Figure 25. Silkscreen, Bottom
Figure 26. Top Layer 1
Rev. A | Page 22 of 28
EVAL-ADAS3023EDZ
11221-027
Evaluation Board User Guide
11221-028
Figure 27. GND Layer 2
Figure 28. Signal Layer 3
Rev. A | Page 23 of 28
Evaluation Board User Guide
11221-029
EVAL-ADAS3023EDZ
11221-030
Figure 29. Signal Layer 4
Figure 30. Power Layer 5
Rev. A | Page 24 of 28
EVAL-ADAS3023EDZ
11221-031
Evaluation Board User Guide
Figure 31. Bottom Layer 6
Rev. A | Page 25 of 28
EVAL-ADAS3023EDZ
Evaluation Board User Guide
PRODUCTS ON THIS EVALUATION BOARD
BILL OF MATERIALS
Table 8.
Qty
5
Reference Description
U1 to U3, U8, U12
Part Description
IC-ADI LDO
Value
–
Manufacturer
Analog Devices
Part Number
ADP3334ACPZ
2
U10, U11
IC-ADI LDO
–
Analog Devices
ADP1715ARMZ
1
U20
IC-ADI OPAMP
–
Analog Devices
AD8032ARZ
1
U4
IC-ADI OPAMP
–
Analog Devices
ADA4841-2YRZ
1
A1
IC-ADI REFERENCE
–
Analog Devices
ADR434ARMZ
1
A2
IC-ADI REFERENCE
–
Analog Devices
ADR381ARTZ
1
U6
IC-CYCLONE II
–
Altera Devices
EP2C5F256C7N
1
U5
IC SERIAL CONFIG
–
Altera Devices
EPCS4SI8N
1
Y3
IC CRYSTAL OSC
100 MHZ
C-MAC
SPXO009437-CFPS-73
22
C108, C111 to C131
CAP X7R 0402
0.1 µF
Murata
GRM155R71C104KA88D
2
1
C45, C89
C107
CAP X7R 0508
CAP NP0 0603
0.1 µF
100 pF
TDK
Phycomp
C1220X7R1E104K
2238 867 15101
6
C17, C20, C24, C25, C36,
C88
C66 to C68, C79 to C81
CAP X8R 0603
0.1 µF
Murata
GRM188R7E104KA01D
CAP X7R 0805
0.1 µF
Murata
GRM21BR71H104KA01L
CAP C0G 0805
1000 pF
Murata
GRM2165C2A102JA01D
CAP NPO 0805
2700 pF
Murata
GRM2165C1H272JA01D
CAP NPO 0805
2700 pF
Murata
GRM2165C1H272JA01D
DNI
CAP NPO 0805
5600 pF
Murata
GRM2195C1H562JA01D
DNI
CAP X5R 0805
2.2 µF
Murata
GRM21BR71E225KA73L
CAP X5R 0805
10 µF
Murata
GRM21BR61C106KE15L
2
C38,C65, C70, C71, C72,
C73, C75, C76, C77, C78,
C92
C8, C29 to C31, C86, C109,
C110
C43,C44, C46, C47, C49,
C50, C57, C59, C60, C62,
C63
C1, C3, C4, C6, C10, C51,
C53, C55, C56
C2, C5, C48, C52, C54,
C58, C61, C64
C7, C9, C18, C19, C21,
C22, C26 to C28, C32 to
C34, C37, C85, C87
C11 to C16, C23, C35, C69,
C74
C84, C90
CAP TANT
10 µF
AVX
TAJA106K010RNJ
7
C39 to C42, C91, C93, C94
CAP 0805
Murata
–
1
R94
RES 0402
0
Panasonic-ECG
ERJ-2GE0R00X
4
R32, R72, R73, R103
RES 0603
–
Panasonic-ECG
–
DNI
6
R2, R71, R125, R126, R136,
R151
R30, R31, R59, R137, R137,
R151
R60 to R68
RES 0603
–
Panasonic-ECG
–
DNI
RES 0603
0
Panasonic-ECG
ERJ-3GEY0R00V
RES 0603, 5%
50
Panasonic-ECG
ERJ-3EKF49R9V
RES 0603, 5%
10 K
Panasonic-ECG
ERJ-3EKF1002V
2
R74 to R78, R121, R122,
R128, R130, R132, R134,
R138 to R144
R125, R126
RES 0603, 5%
15 K
Yageo
RC0603FR-0715KL
2
R13, R55
RES 0603, 1%
140 K
Panasonic-ECG
6
11
7
11
9
8
15
10
6
9
18
CAP X7R 0603
Instructions
DNI
DNI
Rev. A | Page 26 of 28
DNI
DNI
Evaluation Board User Guide
Qty
14
EVAL-ADAS3023EDZ
Part Description
RES 0805
Value
–
Manufacturer
Panasonic-ECG
Part Number
–
RES 0805
0
Panasonic-ECG
ERJ-6GEY0R00V
2
Reference Description
R1, R24 to R26, R29, R80
to R82, R85, R86, R95, R97,
R99, R100
R7 to R9, R19 to R23, R41
to R49, R69, R70, R90 to
R93, R96, R101
R57, R58
RES 0805, 1%
22
Panasonic-ECG
ERJ-6ENF22R0V
9
1
R34 to R40, R50, R55
R27
RES 0805, 1%
RES 0805, 1%
90.9
365
Panasonic-ECG
Panasonic-ECG
ERJ-6ENF90R9V
ERJ-6ENF3652V
9
RES 0805, 1%
499
Panasonic-ECG
ERJ-6ENF4990V
1
R33, R52 to R54, R79, R83,
R84, R87, R88
R28
RES 0805, 1%
590
Panasonic-ECG
ERJ-6ENF5902V
2
R89, R145
RES 0805, 1%
604
Panasonic-ECG
ERJ-6ENF6040V
2
R3, R5
RES 0805, 5%
1K
Panasonic-ECG
ERJ-6ENF1001V
2
R4, R6
RES 0805, 5%
2K
Panasonic-ECG
ERJ-6ENF2001V
6
RES 0805, 5%
10 K
Panasonic-ECG
ERJ-6ENF1002V
1
R10 to R12, R98, R102,
R135
R16
RES 0805, 1%
64.9 K
Panasonic-ECG
ERJ-6ENF6492V
2
R14, R56
RES 0805, 1%
78.7 K
Panasonic-ECG
ERJ-6ENF7872V
1
R18
RES 0805, 1%
95.3 K
Panasonic-ECG
ERJ-6ENF6042V
1
R17
RES 0805, 1%
107 K
Yageo
RC0805FR-07300KL
1
R15
RES 0805, 1%
210 K
Panasonic-ECG
ERJ-6ENF2103V
2
CR1,CR2
LED
Green
CML
CMD28-21VGCTR8T1
3
P5, P7, P31
CONN-3 PIN MALE
Breakaway
Samtec
TSW-103-08-G-S
1
P2
CONN-10 PIN MALE
RA, shroud
3M
2510-5002UB
1
P1
CONN-26 PIN MALE
Shroud
3M
30326-6002HB
1
P3
CONN-40 PIN MALE
RA, shroud
3M
2540-6002UB
1
P4
CONN-96 PIN MALE
RA, DIN
ERNI
533402
6
GND(S)
Test point, black
–
Components Corp.
TP-104-01-00
2
+15 V, MCLK
Test point, yellow
–
Components Corp.
TP-104-01-04
4
REF, +5 V A, +5 V D, REFIN
Test point, red
–
Components Corp.
TP-104-01-02
2
−15 V, −5 VA
Test point, white
–
Components Corp.
TP-104-01-09
26
PD, CNV, CSB, DIN,
Test point, blue
–
Components Corp.
TP-104-01-06
25
SCK, SDO, VIO,
AVDD, BUSY, DVDD,
VDDH, VSSH,
AUX+I, AUX−I,
COM_I, IN0_I−IN7_I,
RESET, VDRV+,
VDRV−
Rev. A | Page 27 of 28
Instructions
DNI
EVAL-ADAS3023EDZ
Evaluation Board User Guide
RELATED LINKS
Resource
AD8032
ADR434
ADP1715
ADP3334
EVAL-CED1Z
AN-931
AN-932
Description
Product Page, AD8031/AD8032, Low Power, Low Noise Amplifier
Product Page, ADR434, 4.096 Precision Reference
Product Page, ADP1715, 500 mA Low Dropout CMOS Linear Regulator with Soft Start
Product Page, ADP3334, High Accuracy Low IQ, 500 mA, ANYCAP®, Adjustable Low Dropout Regulator
Product Page, Converter and Evaluation Development board
Application Note, Understanding PulSAR ADC Support Circuitry
Application Note, Power Supply Sequencing
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions
set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you
have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc.
(“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal,
temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided
for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional
limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term
“Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including
ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may
not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to
promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any
occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board.
Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice
to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO
WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED
TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL
PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF
THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE
AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable
United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of
Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby
submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG11221-0-5/13(A)
Rev. A | Page 28 of 28