NJG1667MD7 Data Sheet

advertisement
NJG1667MD7
SP5T SWITCH GaAs MMIC
GENERAL DESCRIPTION
The NJG1667MD7 is a GaAS SP5T switch featured low insertion loss,
high isolation and small size package, and suited for mobile terminal
applications. The NJG1667MD7 switches a path between common RF
port and five RF ports by three bit control signal from 1.3V of logical high
voltage. In addition, this switch includes ESD protection circuits for good
ESD tolerance. The NJG1667MD7 is available in a very small, lead-free,
halogen-free, 1.6mm x 1.6mm x 0.397 mm, 14-pin EQFN14-D7
package.
PACKAGE OUTLINE
NJG1667MD7
APPLICATIONS
Multi-mode LTE, UMTS, CDMA and GSM applications
Receive system, RX path, and Diversity antenna applications
Mobile phone, Tablet PC, Data card, Modem and Router applications
FEATURES
Low control voltage
Low operating voltage
Low insertion loss
VCTL(H)=+1.3V min
VDD =+2.0~+4.5V
0.40 dB typ. @f=1.0GHz, PIN=23dBm
0.50 dB typ. @f=2.0GHz, PIN=23dBm
0.60 dB typ. @f=2.5GHz, PIN=23dBm
On-chip ESD protection circuit
EQFN14-D7 (package size: 1.6mm x 1.6mm x 0.397mm typ.)
High ESD tolerance
Small and thin package
Lead -free and halogen-free
PIN CONFIGURATION
(Top view)
1
14
13
12
11
DECODER
2
10
3
9
4
5
6
7
Pin connection
1. GND
2. VDD
3. P5
4. GND
5. P4
6. P3
7. P2
8. GND
9. P1
10. PC
11. GND
12. CTL3
13. CTL2
14. CTL1
8
TRUTH TABLE
PATH
CTL1
CTL2
CTL3
PC-P1
L
H
H
PC-P2
L
L
H
PC-P3
L
L
L
PC-P4
L
H
L
PC-P5
H
X
X
"H"…VCTL(H), "L"…VCTL(L) , “X” …Do not care.
NOTE: The information on this datasheet is subject to change without notice
Ver. 2013-05-02
-1-
NJG1667MD7
■ ABSOLUTE MAXIMUM RATINGS
(Ta=+25°C, Zs=Zl=50Ω)
RATINGS UNITS
PARAMETER
SYMBOL
CONDITIONS
RF input power
PIN
VDD =2.7V, VCTL=0V / 1.8 V
30
dBm
Supply voltage
VDD
VDD terminal
5.0
V
Control voltage
VCTL
CTL1~3 terminals
5.0
V
1300
mW
Four-layer FR4 PCB with through-hole
(74.2mmx74.2mm), Tj=150°C
Power dissipation
PD
Operating temp.
Topr
-40~+85
°C
Storage temp.
Tstg
-55~+150
°C
■ ELECTRICAL CHARACTERISTICS (DC)
(General conditions: VDD=2.7 V, VCTL(L)=0 V, VCTL(H)=1.8 V, Zs=Zl=50 Ω, Ta=+25°C, with application circuit)
PARAMETERS
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Supply voltage
VDD
Operating current
IDD
2.0
f=2.0GHz, PIN=23 dBm
2.7
4.5
V
45
100
µA
Control voltage
(LOW)
Control voltage
(HIGH)
VCTL(L)
0
-
0.4
V
VCTL(H)
1.3
1.8
4.5
V
Control Current
ICTL
-
5
10
µA
■ ELECTRICAL CHARACTERISTICS (RF)
(General conditions: VDD=2.7 V, VCTL(L)=0 V, VCTL(H)=1.8 V, Zs=Zl=50 Ω, Ta=+25°C, with application circuit)
PARAMETERS
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Insertion Loss1
LOSS1
f=1.0 GHz, PIN =23 dBm
-
0.40
0.60
dB
Insertion Loss2
LOSS2
f=2.0 GHz, PIN =23 dBm
-
0.50
0.70
dB
Insertion Loss3
LOSS3
f=2.5 GHz, PIN =23 dBm
-
0.60
0.80
dB
Isolation1
ISL1
f=1.0 GHz, PIN =23 dBm
25
29
-
dB
Isolation2
ISL2
f=2.0 GHz, PIN =23 dBm
20
23
-
dB
Isolation3
ISL3
f=2.5 GHz, PIN =23 dBm
18
21
-
dB
Input Power at 0.2dB
Compression Point
P-0.2dB
f=2.0 GHz
26
29
-
dBm
VSWR
VSWR
f=2.0 GHz, ON state
1.2
1.5
1
5
Switching Time
-2-
TSW
50% CTL to 10%/90% RF
µs
NJG1667MD7
TERMINAL INFORMATION
No.
SYMBOL
1
GND
Ground terminal. Connect to the PCB ground plane.
2
VDD
Power supply input. This terminal should be connected to GND via a bypass
capacitor.
3
P5
RF input / output port. External capacitor is required to block the DC bias
voltage of internal circuit.
4
GND
5
P4
RF input / output port. External capacitor is required to block the DC bias
voltage of internal circuit.
6
P3
RF input / output port. External capacitor is required to block the DC bias
voltage of internal circuit.
7
P2
RF input / output port. External capacitor is required to block the DC bias
voltage of internal circuit.
8
GND
9
P1
RF input / output port. External capacitor is required to block the DC bias
voltage of internal circuit.
10
PC
Common RF input / output port. External capacitor is required to block the
DC bias voltage of internal circuit.
11
GND
Ground terminal. Connect to the PCB ground plane.
12
CTL3
Control port. “High level” is DC +1.3V~4.5V, “Low level” is DC 0~+0.4V.
13
CTL2
Control port. “High level” is DC +1.3V~4.5V, “Low level” is DC 0~+0.4V.
14
CTL1
Control port. “High level” is DC +1.3V~4.5V, “Low level” is DC 0~+0.4V.
DESCRIPTION
Ground terminal. Connect to the PCB ground plane.
Ground terminal. Connect to the PCB ground plane.
-3-
NJG1667MD7
■ ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded)
Loss, ISL vs Frequency
DD
=1.8V, V
CTL(L)
(V =2.7V, V
=0V)
DD
CTL(H)
2.0
1.9
-0.4
-10
-0.4
1.8
-0.6
-15
-0.6
1.7
-0.8
-20
-1.0
-25
-30
-1.2
PC-P2
ISL
PC-P1 ON
PC-P3 ISL
PC-P4 ISL
PC-P5 ISL
-1.4
1.0
1.5
2.0
-1.0
-1.2
-1.6
1.2
-45
-1.8
1.1
-2.0
0.0
-50
3.0
0.5
1.0
VVDD=2.0V
=2.0V
VDD=3.5V
DD
70
DD
DD
V =4.5V
DD
60
50
20
40
18
16
30
14
20
12
10
0
10
12
14
16
18
20
22
24
26
28
30
Input Power (dBm)
Switching Time
(V =2.7V, CTL2=0V/1.8V, CTL1=0V, CTL3=1.8V)
DD
CTL2
1.0µ
µs
0.4µ
µs
P1 Port
Input...PC Port
Time (1µ
µs/div)
Insertion Loss (dB)
80
DD
V =2.7V
Operation Current I (µ
µ A)
DD
10
0.0
0
-0.5
-5
90
DD
VVDD=2.5V
=2.5V
22
1.0
3.0
2.5
(f=2.0GHz, PC-P1 ON)
100
VV =4.5V
=3.5V
2.0
Loss, ISL vs Input Power
(f=2.0GHz, PC-P1 ON)
24
1.5
Frequency (GHz)
30
V DD =2.7V
1.4
-40
Output Power, IDD vs Input Power
26
1.5
1.3
Frequency (GHz)
28
1.6
PC-P1 ON
PC-P2
ON
PC-P1 ON
PC-P2 ON
PC-P3
ON
PC-P3 ON
PC-P4
ON
PC-P4 ON
PC-P5 ON
PC-P5 ON
-1.4
-35
2.5
-0.8
-1.0
-10
VVDD=2.0V
=2.0V
DD
=2.5V
VVDD=2.5V
DD
=2.7V
VVDD=2.7V
-1.5
-15
DD
V =3.5V
V DD=3.5V
DD =4.5V
V
DD
V =4.5V
DD
-2.0
-20
-25
-2.5
-30
-3.0
10
12
14
16
18
20
22
24
Input Power (dBm)
26
28
30
PC-P2 Isolation (dB)
0.5
Insertion Loss (dB)
-0.2
-2.0
0.0
Output Power (dBm)
=0V)
-5
-1.8
Voltage (arb. unit)
CTL(L)
-0.2
-1.6
-4-
=1.8V, V
0.0
Isolation (dB)
Insertion Loss (dB)
CTL(H)
0
0.0
VSWR:PC Port
(PC-P1 ON, V =2.7V, V
Loss, VSWR vs Frequency
NJG1667MD7
■ ELECTRICAL CHARACTERISTICS (With Application circuit, Loss of external circuit are excluded)
Operation Current vs Temperature
Contorol Current vs Temperature
(f=2.0GHz, PC-P1 ON, P =23dBm)
(f=2.0GHz, PC-P1 ON, P =23dBm)
IN
100
IN
50
V
=1.3V
V
=1.8V
V
=2.7V
V
=3.5V
V
=4.5V
(µ
µ A)
80
CTL(H)
40
CTL(H)
Control Current I
CTL
DD
Operation Current I (µ
µ A)
CTL(H)
60
40
V =2.0V
DD
V =2.5V
DD
V =2.7V
DD
20
V =3.5V
CTL(H)
CTL(H)
30
20
10
DD
V =4.5V
DD
0
-50
-25
0
25
50
75
0
-50
100
o
-25
0
2.0
-3
1.9
-0.4
-6
1.8
-0.6
-9
V =2.0V
-12
DD
=2.0V
VVDD=2.5V
VDD =2.5V
-1.2
VV =3.5V
=3.5V
-15
VDD =2.7V
DD
-18
DD
DD
VVDD=4.5V
=4.5V
DD
-1.4
-21
-1.6
-24
-1.8
-27
-2.0
-50
-25
0
25
50
75
V =2.0V
DD
V =2.5V
DD
V =2.7V
DD
VSWR:PC Port
Insertion Loss (dB)
-0.2
PC-P2 Isolation (dB)
0
V DD=2.7V
1.7
V =3.5V
DD
V =4.5V
1.6
DD
1.5
1.4
1.3
1.2
1.1
1.0
-50
-30
100
-25
0
25
50
Switching Time vs Temperature
(CTL2=0V/1.8V, CTL1=0V, CTL3=1.8V, PC-P1 rise/fall time)
3.0
(f=2.0GHz, PC-P1 ON)
V V =2.0V
=2.0V
DDDD
Max Rating=30dBm
=2.5V
V VDD=2.5V
2.5
Switching Time (µ
µ s)
P
-0.2dB
(dBm)
30
28
26
V =2.0V
DD
V =2.5V
DD
V =2.7V
DD
22
V =3.5V
DD
V =2.7V
V DD=2.7V
DD
V =3.5V
DD
2.0
T
V VDD=3.5V
=4.5V
DD
DD
1.5
1.0
0.5
DD
DD
-25
0
V =4.5V
rise
V =4.5V
20
-50
100
Ambient Temperature ( C)
P-0.2dB vs Temperature
24
75
o
o
Ambient Temperature ( C)
32
100
(f=2.0GHz, PC-P1 ON)
IN
-1.0
75
VSWR vs Temperature
(f=2.0GHz, PC-P1 ON, P =23dBm)
-0.8
50
Ambient Temperature ( C)
LOSS, ISL vs Temperature
0.0
25
o
Ambient Temperature ( C)
T
25
50
75
o
Ambient Temperature ( C)
100
0.0
-50
-25
0
25
fall
50
75
100
o
Ambient Temperature ( C)
-5-
NJG1667MD7
■ APPLICATION CIRCUIT
(Top view)
CTL1
CTL2
CTL3
14
13
12
1
11
DECODER
VDD
C7
1000pF
C5
56pF
2
10
3
9
4
P5
5
C4
56pF
6
P4
C1
56pF
8
7
C3
56pF
PC
C6
56pF
P1
C2
56pF
P2
P3
PARTS LIST
Part ID
C1~C6
C7
Value
56pF
1000pF
Notes
MURATA MFG
(GRM15)
■ TEST PCB LAYOUT
(TOP VIEW)
CTL3
CTL2
CTL1
VDD
GND
PC
PCB SIZE=39.0 x 20.0mm
PCB: FR-4, t=0.2mm
CAPACITOR: size 1005
STRIP LINE WIDTH=0.4mm
GND
1pin mark
C6
C7
P5
C5
C4
P4
P1
C1
C3 C2
P3
P2
Losses of PCB and Connectors
Loss (dB)
Freq.
(GHz)
PC-P1
PC-P5
PC-P2
PC-P4
PC-P3
1.0
0.41
0.43
0.36
2.0
0.62
0.65
0.52
2.5
0.74
0.79
0.61
PRECAUTIONS
[1] The DC blocking capacitors should be placed at RF terminal of P1, P2, P3, P4, P5 and PC.
Please choose appropriate capacitance values to the application frequency.
[2] The bypass capacitor (C7) should be placed as close as possible to VDD terminal.
[3] For good RF performance, all GND terminals are should be connected to PCB ground plane.
-6-
NJG1667MD7
■ PACKAGE OUTLINE (EQFN14-D7)
Units
Board
Terminal treat
Molding material
Weight
Cautions on using this product
This product contains Gallium-Arsenide (GaAs) which is a harmful material.
• Do NOT eat or put into mouth.
• Do NOT dispose in fire or break up this product.
• Do NOT chemically make gas or powder with this product.
• To waste this product, please obey the relating law of your country.
: mm
: Cu
: SnBi
: Epoxy resin
: 3.3mg
[CAUTION]
The specifications on this databook are only
given for information , without any guarantee
as regards either mistakes or omissions. The
application circuits in this databook are
described only to show representative usages
of the product and not intended for the
guarantee or permission of any right including
the industrial rights.
This product may be damaged with electric static discharge (ESD) or spike voltage. Please handle
with care to avoid these damages.
-7-
Download