COMPLETE REFERENCE LIST
Bibliography
Henning Gundersen
Version 1.15 - May 9, 2008
1
REFERENCES
II
References
[1] M. A. H. Abdul-Karim and N. E. Berbat. A Simulataneous Analog/Ternary converter.
Proceedings of the 8th international symposium on Multiple-valued logic, pages 73–75, 1978.
[2] Austria Mikro Systems International AG. 0.6µm CMOS Joint Group Process Parameters.
AMS, 1998. Document#:9933011, Revision#:B.
[3] M. Aline, T. Saidi, and E. D. Olson. Design and Characterization of a Low Power Ternary
DSP. International Signal Processing Conference, 2003.
[4] R. Appleyard. The Direct Measurement of the Napierian Base. Proc. Phys. Soc. London,
26:178–182, 1913.
[5] J. Pedraza Arpasi. A Brief Introduction to Ternary Logic. http://www.aymara.org, based
on J.L. Gersting, Mathematical Structures for Computer Science (1998) by W.H. Freeman,
2003.
[6] Snorre Aunet. Real-time Reconfigurable Devices Implemented in UV-light Programmable
Floating-Gate CMOS. PhD thesis, Department of Physics: Norwegian University of Science
and Technology (NTNU), 2002. ISBN 82-471-5447-1.
[7] M. Baharaini and G. Epstein. Three-valued Karnaugh Maps. Proceedings of the 18th International Symposium on Multiple-Valued Logic, pages 178–185, 1988.
[8] V. Beiu, J. M. Quintana, and M. J. Avedillo. VLSI Implementation of Threshold Logic-A
Comprehensive Survey. IEEE Transactions on Neural Networks, 14(5):1217–1243, 2003.
[9] Y. Berg, S. Aunet, and M. Høvin. On The Potential of Recharged Multiple-Valued CMOS
Logic. University of Oslo,Deparment of Informatics (Not Published), 2003.
[10] Y. Berg, S. Aunet, O. Mirmotahari, and M. Høvin. Novel Recharged Semi-Floating-Gate
CMOS Logic for Multiple-Valued Systems. Proceedings of the 2003 IEEE International
Symposium on Circuits and Systems, Bangkok, 5:193–196, 2003.
[11] Y. Berg, S. Aunet, Ø. Næss, J. G.Lomsdalen, J. Bush, and M. Høvin. Binary Input MultipleValued Recharge CMOS Full-Adders. Euopean Conference on Circuit Theory and Design,
Poland, pages 365–368, 2003.
[12] Y. Berg, S. Aunet, Ø. Næss, and O. Mirmotahari. Basic Multiple-Valued Functions using
Regharge CMOS Logic. Proceedings of the 34th International Symposium on Multiple-Valued
Logic, pages 346–351, 2004.
[13] Y. Berg, S. Aunet, Ø. Næss, O. Mirmotahari, and M. Høvin. Binary to Multiple-Valued
Recharge Converter for Multiple-Valued CMOS logic. Euopean Conference on Circuit Theory
and Design, Poland, pages 349–352, 2003.
[14] Y. Berg, H. Gundersen, Ø. Næss, and M. E. Høvin. Extreme Low-voltage Floating-Gate
Transconductance Amplifier. Department of Informatics, Oslo, April 2000. Submitted to
ESSIRC 2000 in Stockholm 19 - 21 Sep.
[15] Y. Berg, H. Gundersen, Ø. Næss, and M. E. Høvin. Ultra Low-voltage Floating-Gate CMOS
Analog Inverter with Tunable Gain. Department of Informatics, Oslo, April 2000. Submitted
to ESSIRC 2000 in Stockholm 19 - 21 Sep.
[16] Y. Berg, H.Gundersen, Ø. Næss, and Mats E. Høvin. Ultra Low-voltage Floating-Gate CMOS
Analog Inverter. Department of Informatics, Oslo, April 2000. Submitted to ESSIRC 2000
in Stockholm 19 - 21 Sep.
REFERENCES
III
[17] Y. Berg, R. Jensen, J. G. Lomsadalen, H. Gundersen, and S. Aunet. Fault Tolerant CMOS
Logic using Ternary Gates. Proceedings IEEE 37th International Symposium on MultipleValued Logic, 2007.
[18] Y. Berg and T. S. Lande. Low Voltage Sinh Amplifier. IEEE Int. Conf. on Electronics
Circuits and Systems, Cairo, 1997.
[19] Y. Berg and T. S. Lande. Programmable Floating-Gate MOS Logic for Low-Power Operation.
IEEE International Symposium on Circuits and Systems, 3:1792–1795, 1997.
[20] Y. Berg and T. S. Lande. Rail to Rail Ultra Low Voltage Differential Input Stage. Department
of Informatics, Oslo, 1997.
[21] Y. Berg and T. S. Lande. Ultra Low Voltage Transconductance Amplifier. IEEE Int. Conf.
on Electronics Circuits and Systems, Portugal, 1998.
[22] Y. Berg and T. S. Lande. Area Efficient Circuit Tuning with Floating-gate Techniques.
ISCAS 1999, June 1999. Department of Informatics, Oslo.
[23] Y. Berg and T. S. Lande. Floating-Gate UVMOS (FGUVMOS) Current Mirror. Department
of Informatics, Oslo, Nov. 1997.
[24] Y. Berg, T. S. Lande, O. Næss, and H. Gundersen. Ultra Low-Voltage Floating Gate
Transconductance Amplifiers. IEEE Trans. Circuits and Systems-II: Analog and Digital
Signal Processing, 48(1), Jan. 2001.
[25] Y. Berg, O. Mirmotahari, P. A. Norseng, and S. Aunet. Ultra Low Voltage CMOS Gates.
Proceedings of the 13th International Conference on Electronics, Circuits and Systems, pages
818–821, 2006.
[26] Y. Berg and Ø. Næss. A Four Transistor Rail to Rail Ultra Low-voltage Transconductance
Amplifier. Proceeding of IEEE, Norchip Oslo 1999, Nov. 1999. Department of Informatics,
Oslo.
[27] Y. Berg, O. Næss, M. Høvin, and H. Gundersen. Ultra Low-voltage Floating-gate (FGUVMOS) Amplifiers. Analog Integrated Circuits and Signal Processing, 26:63–73, 2001.
[28] L. Bolc and P. Borowik. Many-Valued Logics 1 Theoretical Foundations. Springer-Verlag,
1992. ISBN 0-540-55926-4.
[29] M. Brilman, D. Etiemble, J. L. Oursel, and P. Tatareau. A 4-Valued ECL encoder and
Decoder Circuit. IEEE Journal of Solid -State Circuits, Vol. SC-17, No. 3, pages 547–552,
June 1982.
[30] N. P. Brousentsov, S.P. Maslov, J. R. alvarez, and E.A. Zhogolev. Development of Ternary
Computers at Moscow State University. Virtual Computer Museum , http://www.computermuseum.ru/english/setun.
[31] N. P. Brusentov. The Computer ’Setun’ of Moscow University. Material of the Scientifictechnical Conference: New Developments in Computational Mathematics and Computing
Techniques, pages 226–234, 1960.
[32] J. R. Burns and R. A. Powlus. Threshold Circuit Utilizing Fields Effect Transistors. U.S.
Patent 3 260 863, July 12, 1966.
[33] L. Chang, K. J. Yang, Y. yeo, i. Polishchuk, T. King, and C. Hu. Direct-Tunneling Gate
Leakage Current in Double-Gate and Ultrathin Body MOSFETs. IEEE Transactions on
Electron Devices, 49(12):2288–2294, 2002.
REFERENCES
IV
[34] R. S. Chau. Intel’s Breakthrough in High-K Gate Dielectric Drives Moore’s Law Well into
the Future. Technology@Intel Magazine, pages 1–7, January 2004.
[35] Y. H. Cho and H. T. Mouftah. A CMOS Ternary ROM Chip. Proceedings of the 18th
International Symposium on Multiple-Valued Logic, pages 358–363, 1988.
[36] U. Cilinggiroglu and Y. Özelci. Multiple-Valued Static CMOS Memory Cell. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol 48, No. 3, pages
282–290, March 2001.
[37] B. Cole. Is It Time to Move Beyond Zeroes And Ones? www.embedded.com, 2003.
[38] Jeff Connelly. Trinary Computer Systems. http://xyzzy.freeshell.org/trinary/, 2007.
[39] R. Cunha, H. Boudinov, and Luigi Carro. Quaternary Look-up Tables Using Voltage-Mode
CMOS Logic Design. Proceedings of the 37th International Symposium on Multiple-Valued
Logic, page 6p, 2007.
[40] M. Davio and J. P. Deschamps. Addition in Signed Digit Number Systems. Proceedings of
the 8th International Symposium on Multiple-Valued Logic, pages 104–113, 1978.
[41] M. Davis and Emil L. Post. His Life and Work, in M Davis (ed.), Solvability, Provability,
Definability: the Collected Works of Emil L Post. Boston, MA, pages xi–xxviii, 1994.
[42] M. De and B. P. Sinha. Fast Paralell Algorithm for Ternary Multiplicatin Using Multivalued
I 2 L Technology. IEEE Transactions on Computers, Vol. 43, No. 5, pages 603–607, 1994.
[43] K. Diawuo and H. T. Mouftah. A Three-Valued CMOS Arithmetic Logic Unit Chip. Proceedings of the 17th IEEE International Symposium on Multiple-Valued Logic, pages 215–220,
1987.
[44] E. Dubrova. Multiple-Valued Logic in VLSI: Challenges and Opportunities. Proceedings 17th
Norchip Conference, pages 340–349, Nov. 1999.
[45] E. Dubrova and P. Ellervee. A Fast Algorithm for Three-Level Logic Optimization. Proceedings of International Workshop on Logic Synthesis, pages 151–154, 1999.
[46] E. Dubrova, D. B. Gurov, and J. C. Muzio. Full Sensitivity and Test Generation for MultipleValued Logic Circuits. Proceedings of the 24th International Symposium on Multiple-Valued
Logic, pages 284–288, 1994.
[47] E. Dubrova, Y. Jiang, and R. Brayton. Minimization of Multiple-Valued Functions in Post
Algebra. Proceedings Int’l Workshop on Logic Synth., 2001.
[48] E. Dubrova and Y. Jamal J. Mathew. Non-Silicon Non-Binary Computing: Why not? Proceedings of 1st Workshop on Non-Silicon Computation, pages 23–29, 2002.
[49] C. Duffy and P. Hasler. Scaling pFET Hot-Electron Injection. 10th International Workshop
in Computational Electronics, pages 140–150, 2004.
[50] D. Etiemble. On the Performance of Multiplevalued Integrated Circuits: Past, Present, and
Future. Proceedings of the 22th International Symposium on Multiple-Valued Logic, pages
156–164, 1992.
[51] D. Etiemble. Why M-Valued Circuits are Restricted to a Small Niche? Journal of MultipleValued Logic and Soft Computing, 10:109–123, 2003.
REFERENCES
V
[52] D. Etiemble and K. Navi. A Basis for the Comparison of Binary and m-Valued Current
Mode Circuits: the Multioperand Addition with Redudant Number Systems. Proceedings of
the 23rd International Symposium on Multiple-Valued Logic, pages 216–221, 1993.
[53] M. Fitting and E. Orlowska. Beyond Two: Theory and Applications of Multiple-Valued Logic.
Physica-Verlag, 2003. ISSN 1434-9922.
[54] R. Fowler and L. Nordheim. Electron Emission in Intense Electric Fields. Proceedings of
the Royal Society of London. Series A, Containing Papers of a Mathematical and Physical
Character, 119(781):173–181, May 1928.
[55] G. Frieder, A. Fong, and C. Y. Chao. A Balanced Ternary Computer. Department of
Computer Science, State University of New York at Buffalo, pages 68–88, 1972.
[56] G. Frieder and C. Luk. Part 1 (Frieder): Motivation for Ternary Computers. Part 2 (Frieder
an Luk) : Emulation of a Ternary Computer. International Symposium on Microarchitecture,
the 5th annual workshop on Microprogramming, pages 83–89, 1972.
[57] M. Glusker. The Ternary Calcualating Machine of Thomas Fowler. Proceedings of the 37th
International Symposium on Multiple-Valued Logic, page 4p, 2007.
[58] M. Glusker, D. M. Hogan, and P. Vass. The Ternary Calcualating Machine of Thomas Fowler.
IEEE Annals of the History of Computing, pages 4–22, 2005.
[59] A. F. Gonález, M. Bhattacharya, S. Kulkarni, and P. Mazumder. Standard CMOS Implementation of a Multiple-Valued Logig Signed-Digit Adder Based on Negative DifferentialResitance Devices. Proceedings of the 30th International Symposium on Multiple-Valued
Logic, pages 323–328, 2000.
[60] A. F. Gonález and P. Mazumder. Compact Signed-Digit Adder Using Multiple-Valued Logic.
Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI ’97), pages 96–
113, 1997.
[61] A. F. Gonález and P. Mazumder. Multiple-Valued Signed-Digit Adder Using Negative
Differntial-Resitance Devices. IEEE Transaction on Computers, 47(9):947–959, Sep. 1998.
[62] H. Gundersen. Design of Low-Voltage Analog Amplifiers Using Floating-Gate Transistors.
Cand. Scient. Thesis, Department of Informatics, University of Oslo, Norway, 2000.
[63] H. Gundersen and Y. Berg. MAX and MIN Functions Using Multiple-Valued Recharged
Semi-Floating Gate Circuits. Proceedings of the 2004 IEEE International Symposium on
Circuits And Systems, Canada, pages 857–860, 2004.
[64] H. Gundersen and Y. Berg. A Balanced Ternary Multiplication Circuit using Recharged
Semi-Floating Gate Devices. Proceedings IEEE 24th Norchip Conference, pages 205–208,
2006.
[65] H. Gundersen and Y. Berg. A Novel Balanced Ternary Adder Using CMOS Recharged
Semi-Floating Gate Devices. Proceedings of the 36th IEEE International Symposium on
Multiple-Valued Logic, Singapore, pages 18–21, 2006.
[66] H. Gundersen and Y. Berg. A Novel Ternary More, Less and Equality Circuit Using SemiFloating Gate Devices. Proceedings IEEE International Symposium on Circuits and Systems,
pages 3169–3172, 2006.
[67] H. Gundersen and Y. Berg. Fast Addition using Balanced Ternary Counters Designed with
CMOS Semi-Floating Gate Devices. Proceedings IEEE 37th International Symposium on
Multiple-Valued Logic, 2007.
REFERENCES
VI
[68] H. Gundersen, R. Jensen, and Y. Berg. A Novel Ternary Switching Element Using CMOS
Recharged Semi-Floating Gate Devices. Proceedings of the 35th IEEE International Symposium on Multiple-Valued Logic, Canada, pages 54 –58, 2005.
[69] A. M. Haidar, Z. Othman, and M. Morisue. A New Josephson δ-Gate Ternary-Valued Logic.
The 14th International Conference on Microelectronics (ICM2002), pages 251–255, 2002.
[70] V. C. Hamacher and Z. G. Vranesic. Computer Science and Multiple Valued Logic Theory
and Application by David C. Rine. American Elsevier Pub, 1977. Chapther 17, pp.485-505,
Multi-valued logic in artithmetic units.
[71] T. Hanyu, K. Teranhi, and M. Kameyyama. Multiple-Valued Floating-Gate-MOS PAss Logic
and Its Application to Logic-in-Memory VLSI. Proceedings of the The 28th International
Symposium on Multiple-Valued Logic, pages 270–276, 1998.
[72] B. Hayes. Third Base. American Scientist, 89(6):490–494, Nov-Dec 2001.
[73] Eric C. R. Hehner and R. Nigel Horspool. A New Representation of the Rational Numbers
for Fast Easy Arithmetic. SIAM J. Comput., 8(2):124–134, 1979.
[74] A. Herrfeld and S. Hentsche. Ternary Multiplications Using 4-Input Adder Cells and Carry
Look-Ahead. Proceedings of the 29th IEEE International Symposium on Multiple-Valued
Logic, 1999.
[75] A. Heung and H. T. Mouftah. Depletion/Enhancement CMOS For a Low Power Family
of Three-Valued Logic Circuits. IEEE Journal of Solid-State Circuits, VOL. sc-20, NO. 2,
pages 609–616, April 1985.
[76] P. Häfliger and H. K. O. Berge. Exploiting Gate Leakage in Deep-Submicrometer CMOS
for Input Offset Adaptation. IEEE Transactions on Circuits and Systems-II: Express Briefs,
54(2):127–130, February 2007.
[77] T. Higuchi and H. Hoshi. Special-purpose Ternary Computer for Digital Filtering. Proceedings of the 8th International Symposium on Multiple-Valued Logic, pages 47–54, 1978.
[78] R. Hogervorst and J. H. Huijsing. Design of Low-Voltage, Low-Power Operational Amplifiers
Cells. Kluwer Academic Publishers, pages 1 – 18, 1996.
[79] N. Homma, K. Degawa, T. Aoki, and T. Higuchi. Algorithm-level optimization of multiplevalued arithmetic circuits using counter tree diagrams. Proceedings of the 37th International
Symposium on Multiple-Valued Logic, page 8p, 2007.
[80] T. Hozumi, N. Kamiura, Y. Hata, and K. Yamato. Multiple-Valued Logic design Using
Multiple-Valued EXOR. Proceedings of the 25th International Symposium on Multiple-Valued
Logic, pages 290–295, 1995.
[81] H. Y. Huang and C. Y. Wu. Redundant Algebra and Intergrated Circuit Implementation
of ternary Logic and Their Applications. IEEE International Symposium on Circuits And
Systems, ISCAS1993, pages 1905–1908, 1993.
[82] S. L. Hurst. Multiple-Valued Logic - Its Status and Its Future. IEEE Trans. Computers,
pages 1160–1178, Dec. 1984.
[83] M. Inaba. Experiment Result of Down Literal Circuit and Analog Inverter on CMOS DoublePolysilicon Process. Proceedings of the 37th International Symposium on Multiple-Valued
Logic, 2007.
REFERENCES
VII
[84] M. Inaba, K. Tanno, and O. Ishizuka. Realization of NMAX and NMIN Functions with
Multi-Valued Voltage Comparators. Proceedings of the 31nd IEEE International Symposium
on Multiple-Valued Logic, pages 27–32, 2001.
[85] M. Inaba, K. Tanno, and O. Ishizuka. Multi-Valued Flip-Flop with Neuron-CMOS NMIN
Circuits. Proceedings of the 32nd IEEE International Symposium on Multiple-Valued Logic,
pages 282–288, 2002.
[86] M. Inaba, K. Tanno, and O. Ishizuka. Analog Inverter with Neuron-MOS Transistors and
Its Application. IEICE Trans. Fundamentals, E85-A(2):360–365, Feb. 2002.
[87] Engineneering Research Associates Inc. High-Speed Computing Devices. McGraw-Hill, 1950.
[88] T. Itho, T. Waho, K. Maezawa, and M. Yamamoto. Ultrafast Ternary Quantizer Using
resonant Tunneling Devices. Proceedings of the 28th International Symposium on MultipleValued Logic, pages 13–18, 1998.
[89] Manager Electronic Data Processing Trans-Canada Air Lines J. B. Reid. Letters to the
Editor. ACM 1959, pages A11–A13, 1959.
[90] R. Jensen, H. Gundersen, J. G. Lomsdalen, and Y. Berg. Recharged Comparator and
Multiple-Valued N-ary Frequency Divider. Proceedings of the 15th International Workshop
on Post-Binary ULSI Systems, pages 51–54, 2006.
[91] D. L. Jones. PCB Design Turtorial. www.alternatezone.com - Revision A - June 29th 2004,
pages 1–25, 2004.
[92] M. Joye and S.M. Yen. Optimal Left-to-Right Binary Signed-Digit Recoding. IEEE Transactions on Computers, Vol. 49, No. 7, pages 740–748, 2000.
[93] M. Kameyama, M. Nomura, and T. Higuchi. Modular Design of Multiple-Valued Arithmetic
VLSI System using Signed-Digit Number System. Proceedings of the 20th International
Symposium on Multiple-Valued Logic, pages 355–362, 1990.
[94] M. Kameyyama. Toward the Age of Beyond-Binary Electronics and Systems. Proceedings of
the 20th International Symposium on Multiple-Valued Logic, pages 162–166, 1990.
[95] D. Kangh and S. M. Sze. A Floating Gate and Its Application to Memory Devices. The Bell
System Technical Journal, 46(4):1288–1295, 1967.
[96] W. Kester. High Speed Operational Amplifiers. Analog Device, 1997. Application note.
[97] E. Kinvi-Boh and E. D. Olson. MVL Circuit Design and Characterization at the Transistor
Level Using SUS-LOC. Proceedings of the 33rd International Symposium on Multiple-Valued
Logic, pages 105–110, 2003.
[98] D. Knuth. Computer History Museum Lecture Transcrips. Ref#: CHMP-05, 2002.
[99] Donald Knuth. The Art of Computer Programming, Second edition. Addison-Wesley, 1981.
Vol 2. Seminumerical Algorithms, pages 190-193.
[100] K. Kotani, T. Shibata, M. Imai, and T. Ohmi. Clocked Neuron-MOS Logic Circuits Employing Auto Threhold Adjustment. IEEE International Solid-State Circuits Conference, pages
320–321, 1995.
[101] Kotarbinsky. Jan Lukasiewicz’s Works on the History of Logic. Studia Logica 8, pages 57–62,
1958.
REFERENCES
VIII
[102] F. F. Kuo. Network Analysis and Synthesis. Wiley International Edition, 1966. Second
Edition.
[103] P. Lablans. Multi-Valued Logic (MVL). www.multivaluedlogic.com, 2006.
[104] L. Lamport. LATEXUser’s Guide and Reference Manual. Addison Wesley, 1994.
[105] T. S. Lande, Y. Berg, and D. T. Wisland. Floating Gate UVMOS Inverter. Norchip’97
Tallin, pages 193 – 201, 1997.
[106] T. S. Lande, D. T. Wisland, T. Sæther, and Y. Berg. FLOGIC - Floating-Gate Logic for
Low-Power Operation. Proceedings of the 3rd IEEE International Conference on Electronics,
Circuits and Systems, pages 1041–1044, 1996.
[107] R. Lashevsky, K. Takaara, and M. Souma. Neuron MOSFET as a Way to Design a Threshold
Gates with the Threshold and Input Weights Alterable in Real Time. IEEE TT13.11-1.4,
pages 263–266, 1998.
[108] D. Lee, D. Blaauw, and D. Sylvester. Gate Oxide Leakage Current Analysis and Reduction
for VLSI Circuits. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems,
12(2):155–166, February 2004.
[109] Thomas H. Lee. The Design of CMOS Radio-Frequency Intergrated Circuits. Cambrigde
University Press, First Edition, 1998.
[110] J. E. Lilienfeld. Method and Apparatus for Controlling Electric Currents. U.S. Patent
1,745,175. Application filed October 8, 1926, granted January 18, 1930.
[111] V. Lirigis and E. Dubrova. Evaluation and Comparison of Threshold Logic Gates. Proceedings
of the 37th International Symposium on Multiple-Valued Logic, page 7p, 2007.
[112] R. Mariani, F. Pessolano, and R. Saletti. A New CMOS Ternary Logic Design for Low-power
Low-voltage Circuits. Seventh International Workshop - PATMOS’97, 1997.
[113] R. D. Merrill. Ternary Logic in Digital Computers. Annual ACM IEEE Design Automation
Conference (DAC65), pages 6.1–6.17, 1965.
[114] O. Mirmotahari and Y. Berg. A Novel D-Latch in Multiple-Valued Semi-Floating-Gate
Recharged Logic. Proceedings of the 34th IEEE International Symposium on Multiple-Valued
Logic in Toronto, pages 135–138, 2003.
[115] S. P. Mohanty and E. Kougianos. Steady and Transient State Analysis of Gate Leakage
Current in Nanoscale CMOS Logic Gates. IEEE International Conference on Computer
Design (ICCD 2006), pages 210–215, 2006.
[116] M. Morisue, J. Endo, T. Morooka, Y. Kogure, and A. Kanasugi. A Novel Josephson Ternary
Multiplier. IEEE Transactions on Applied Superconductivity, Vol.7, No.2, pages 2979–2982,
June 1997.
[117] H. T. Mouftah. A Study on Implementation of Three-valued Logic. Proceedings of the 6th
International Symposium on Multiple-Valued Logic, pages 123–126, 1976.
[118] H. T. Mouftah and I. B. Jordan. Intergrated Circuits for Ternary Logic. Proceedings of the
4th International Symposium on Multiple-Valued Logic, pages 285–302, 1974.
[119] Y. Hata nad K. Yamato. Multiple-Valued Logic Functions represented by TSUM, TPRODUCT, NOT and Variables. Proceedings of the 23rd International Symposium on MultipleValued Logic, pages 222–227, 1993.
REFERENCES
IX
[120] B. Nauta. A CMOS Tranceconductance Filter Technique For Very High Frequencies. IEEE
Journal Of Solid-State Circuits, 27(2), 1992.
[121] K. Navi and D. Etiemble. From multivalued current mode CMOS circuits to efficient voltage
mode CMOS arithmetic operators. Proceedings of the 25th International Symposium on
Multiple-Valued Logic, pages 58–63, 1995.
[122] E. H. Nicollian and J. R. Brews. MOS (Metal Oxide Semiconductor) Physics and Technolygy.
John Wiley and Sons, pages 495 – 505, 1982.
[123] Ø. Næss. Continuous-Time Filter Design Using Floating Gate Circuits. Department of
Informatics, University of Oslo, Norway, 1999.
[124] Ø. Næss. Non-Volatile and Volatile Floating-Gate Circuits and Programming Techniques.
PhD thesis, Faculty of Mathematics and Natural Sciences, University of Oslo Unipub, 2005.
ISSN 1501-7710, No. 413.
[125] Ø. Næss and Y. Berg. Ultra Low-voltage Transconductance Amplifier with Dynamic Load.
Proceeding of IEEE, Norchip Oslo 1999, NOV. 1999. Department of Informatics, Oslo.
[126] Ø. Næss, Y. Berg, and M. E. Høvin. Ultra Low-voltage Transconductance Amplifier. Department of Informatics, Oslo, Feb. 2000. ISCAS 2000.
[127] Ø. Næss, Y. Berg, and M. E. Høvin. Ultra Low-voltage Transconductance Amplifier with
Tunable Gain and Linearity. Proceeding of IEEE, ISCAS 2000, Nov. 1999. Department of
Informatics, Oslo.
[128] Ø. Næss, Y. Berg, and T. S. Lande. Low-Voltage Circuits using Pseudo Floating-Gate
Transistors. Proceedings of 20th IEEE Norchip Conference, pages 272–277, 2002.
[129] Ø. Næss, Y. Berg, and T. S. Lande. Programmimg Floating-Gate Circuits with UV-Activated
Conductance. Department of Informatics, Oslo, April 2000. Submitted to CAS II, 2000.
[130] Ø. Næss, T. S. Lande, Y. Berg, and H. Gundersen. Ultra Low-Voltage Floating-Gate Amplifiers. Department of Informatics, Oslo, April 2000. Submitted to CAS II, 2000.
[131] R. S. Nutter. The Algebraic Simplification of a Ternary Full Adder. Proceedings of the
STAMLD72, pages 75–87, 1972.
[132] E. D. Olson. Supplementary Symmetrical Logic Circuit Structure. Proceedings of the 29th
International Symposium on Multiple-Valued Logic, pages 42–47, 1999.
[133] E. D. Olson and K. W. Current. Demonstration of ”Supplementry Symmetrical Logic Circuit
Structure” Concepts Using A MOS Test Chip. Multiple Valued Logic Journal, 7:1–23, 2001.
[134] E. D. Olson and K. W. Currrent. Hardware Implementation of ’Supplementary Symmetrical
Logic Structure’ Concepts. Proceedings of the 30th International Symposium on MultipleValued Logic, pages 371–376, 2000.
[135] S. J. Park, B. H. Yoon, K. S. Yoon, and H. S. Kim. Design of Quaternary Logic Gate Using
Double Pass-Transistor Logic with Neuron MOS Down Literal Circuit. Proceedings of the
34th international symposium on Multiple-valued logic, pages 198–203, 2004.
[136] F. Prosser, X. Wu, and X. Chen. CMOS ternary flip-flops and their applications. IEE
Proceedings Computers and Digital Techniques, 135(5):266–272, Sep. 1988.
[137] INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQUE ET EN AUTOMATIQUE (INRIA) Team R2D2. Reconfigurable and Retargetable Digital Devices. Activity
Report 2004, page 11, 2004. http://www.inria.fr/rapportsactivite/RA2004/r2d2/r2d2.pdf.
REFERENCES
X
[138] T. N. Rajashekhara and I. E. Chen. A Fast Adder Design Using Signed-Digit Numbers and
Ternary Logic. Proceedings of the 1990 IEEE Southern Tier Technical Conference, pages
187–194, 1990.
[139] Jaime Ramı́rez-Angulo, Antonio López-Martı́n, Ramon González-Carvajal, and Chad Lackey.
Very Low-Voltage Rail-to-Rail Programmable-Gain CMOS Amplifier. Analog Intergrated
Circuits and Signal Processing, 37:269–273, 2003.
[140] Jaime Ramı́rez-Angulo, Carlos A. Urquidi, Ramon González-Carvajal, Antonio Torralba,
and Antonio López-Martı́n. A New Family of Very Low-Voltage Analog Circuits Based on
Quasi-Floating-Gate Transistors. IEEE Transactions on Circuits and Systems-II: Analog
AND Digital Signal Processing, 50(5):214–220, 2003.
[141] I. G. Rosenberg. La structure des fonctions de plusieurs variables sur un ensemble fini. C.R.
Acad. Sci. Paris, Ser. A.B., 260:3817–3819, 1965.
[142] I. G. Rosenberg. Uber die functionale Vollstandigkeit in den mehrwertigen Logiken. Rozpravy
Ceskoslovenske Akademie Ved. Ser. Math. Nat. Sci., 80:3–93, 1970.
[143] L. Sanson. Design of Analog Integrated Circuits and Systems. McGraw-Hill, Inc., pages 462
– 467, 1994.
[144] P. Sebastian and Z. G. Vranesic. Ternary Logic in Arithmetic Units. Department of Electrical
Engineering, University of Toronto, pages 153–162, 1972.
[145] Motorola Data Sheet. MC33502 One Volt SMARTMOS Rail to Rail Dual Operational Amplifier. Motorola Inc, 1998.
[146] J. Shen, M. Inaba, K. Tanno, and O. Ishizuka. Multi-Valued Logic Pass Gate Network
Using Neuron-MOS Transistors. Proceedings of the 30nd IEEE International Symposium on
Multiple-Valued Logic, pages 15–20, 2000.
[147] J. Shen, K. Tanno, and O. Ishizuka. Down Literal Circuit with Neuron-MOS Transistors and
Its Applications. Proceedings of the 29nd IEEE International Symposium on Multiple-Valued
Logic, pages 180–185, 1999.
[148] T. Shibata and T. Ohmi. An Intelligent MOS Transistor Featuring Gate-level Weighted Sum
and Threshold Operations. IEDM Technical Digest, pages 919–922, 1991.
[149] T. Shibata and T. Ohmi. A Functional MOS Transistor Featuring Gate-Level Weighted Sum
and Threshold Operations. IEEE Transactions on Electron Devices, 39(6):1444–1455, 1992.
[150] T. Shibata and T. Ohmi. Neuron MOS Binary-Logic Integrated Circuits-Part I: Designs Fundamentals and Soft-Hardware-Logic Circuit Implementation. IEEE Transactions on Electron
Devices, 40(3):570–576, 1993.
[151] T. Shibata and T. Ohmi. Neuron MOS Binary-Logic Integrated Circuits-Part II: Simplifying
Techniques of Circuit Configuration and Their Practical Applications. IEEE Transactions
on Electron Devices, 40(5):974–979, 1993.
[152] K. C. Smith. Circuits for Multiple-Valued logic: A Tutorial and Appreciation. Proceedings
of the sixth international symposium on Multiple-valued logic, pages 30–43, 1976.
[153] K. C. Smith. Multiple-Valued logic: A Tutorial and Appreciation. IEEE Computers, 21:17–
27, 1988.
[154] K. C. Smith. The Prospects for Multiplevalued Logic: A Technology and Applications View.
IEEE Transactions on Computers, Vol. c-30, No. 9, pages 619–634, Sep. 1981.
REFERENCES
XI
[155] E. Sánchez-Sinencio and A. G. Andreou. Low-Voltage/Low-Power Integrated Circuits and
Systems: Low-Voltage Mixed-Signal Circuits . Wiley, 1998.
[156] S. Stakhov. Brousentsov’s Ternary Principle, Bergman’ Number System and Ternary Mirrorsymmetrical Arithmetic. The Computer Journal, 45(2):221–236, 2002.
[157] M. Syuto, J. Shen, K. Tanno, and O. Ishizuka. Multi-Input Variable-Threshold Circuits for
Multi-Valued Logic Funcions. Proceedings of the 30nd IEEE International Symposium on
Multiple-Valued Logic, pages 27–32, 2000.
[158] N. Takagi. Multiple-Valued-Digit Number Representations in Arithmetic Circuit Algorithms.
Proceedings of the 32nd IEEE International Symposium on Multiple-Valued Logic, pages 224–
235, 2002.
[159] K. Tanno and O. Ishizuka. Survey of Multiple-Valued Circuit Technologies. Proceedings
ULSI Workshop 2002, page 6p, 2002.
[160] T. Tanoue, M. Nagatani, and T. Waho. A Ternary Analog-to-Digital Converter System.
Proceedings of the 37th International Symposium on Multiple-Valued Logic, page 8p, 2007.
[161] T. Uemura and T. Baba. Demonstration of a Novel Multiple-valued T-gate using MultipleJunction Surface Tunnel Transistor and Its Application to Three-valued Data Flip-Flop.
Proceedings of the 30th International Symposium on Multiple-Valued Logic, pages 305–310,
2000.
[162] T. Uemura and T. Baba. A Three-Valued D-Flip-Flop and Shift Register Using MultipleJunction Surface Tunnel transistors. IEEE Transactions on Electron Devices, 49(8):1336–
1340, August 2002.
[163] C. Urquidi and J. Ramı́rez-Angulo. A New Family of Low Voltage Circuits Based on Quasi
Floating Gate Transistors. IEEE Midwest Symposium on Circuits and Systems, pages 93–96,
2002.
[164] Z. G. Vranesic and V. C. Hamacher. Threshold Logic in Fast Ternary Multipliers. Proceedings
of the 1975 IEEE International Symposium on Multiple-Valued Logic, pages 373–387, 1975.
[165] J. R. Welch. Notes on the mathematical thought of Ramon Llull. Theoria (San Sebastián)
(2) 4 (11), pages 451–459, 1989.
[166] N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI Design A Systems Persective.
Addison Wesley, 1993. Second Edition.
[167] J.J. Wikner. CMOS Digital-to-Analog Converters for Telecommunication Applications. PhD
thesis, Department of Electrical Engineering, Linköping University, Sweden, 1998.
[168] Allan Wright.
FreePCB - A free open-source PCB editor for Microsoft Windows.
http://www.freepcb.com, 2007.
[169] X. Wu and F. Prosser. Ternary CMOS Sequential Circuits. Proceedings of the 18th International Symposium on Multiple-Valued Logic, pages 307–313, 1988.
[170] X. Wu, P. Wang, and Y. Xia. Design of Ternary Schmitt Triggers Based on Its Sequential
Characteristics. Proceedings of the 32nd International Symposium on Multiple-Valued Logic,
pages 156–160, 2002.
[171] X. W. Wu and F. P. Prosser. CMOS ternary logic cirduits. IEE Proceedings Computers and
Digital Techniques, Vol 137, No. 1, pages 21–27, Feb. 1990.
REFERENCES
XII
[172] Y. Yamamoto. An Extension of Ternary Majority Function and Its Application to Evolable
System. Proceedings of the 33th International Symposium on Multiple-Valued Logic, 2003.
[173] K. Yang and A. G Andreou. A Multiple Input Differential Amplifier Based on Charge Sharing
on a Floating-Gate MOSFET. Journal of Analog Integrated Circuits and Signal Processing,
6(3):197–208, 1994.
[174] T. C. Yang and A. S. Wojcik. A Minimization Algorithm for Ternary Switching Functions.
Proceedings of the 6th International Symposium on Multiple-Valued Logic, pages 241–253,
1976.
[175] J. Yi, H. Huacan, and L. Yangtian. Ternary Optical Computer Architecture. Physica Scripta,
Vol. T118, pages 98–101, 2005.