^TlHicl^wi Birtcii^lfe TietiTOtoilis

advertisement
^TlHicl^wi Birtcii^lfe TietiTOtoilis
TETMD Al 10-1/2
Dual d i a n n e l Amplifier/Filter
^l^^^S|^^^^g||||||^§|^^f|j||||^
BSaSil5Ev!wj«^aM-J,,j.^J<,;t.,iaU<UJn^<i-,j>.f,.^^
Description
The TETMD Al 10-1/2 is a complete,
compact, ultra low power, analog signal
processing amplifier module. It contains all
the necessary signal conditioning elements
for processing many different biological
signals.
The TETMD Al 10-1/2 has two
independent amplifier channels, each one
consisting of: instrumentation amplifier,
antialiasing low pass filter, programmable
high pass filter, programmable gain
amplifier, and output buffer. Each amplifier
has three gain and two filter settings.
s
Picture Not to Scale
1 ^ ^ * "
^!,
Features
ll
•
Dual Independent Channels
•
Compact Size 3 x 0.75 x 0.25 Inches
•
900 pA Per Channel
•
Galn:.5K, .67K, 1K, &2KforA110-r
.9K, IK, 5K,&10KforA110-2*
•
Input Impedance: >1000 MOhms
•
Common Mode Rejection Ratio: >100 dB
•
High Pass Filters: 0.3* & 0.5* Hz
•
No Extemal Components Required for
Signal Conditioning
•
Easy Connection and Application
Applications
Analog Signal Conditioning for
Bioelectrical Signals
DSP Analog Signal Processing Amplifier
EEG Amplifier
EMG Amplifier
EOG Amplifier
EKG Amplifier
Respiration Amplifier
Oxygen Sensor Amplifier
Strain Gauge Amplifier
Biomedical Signal Ambulatory Recorders
• Other Values are Available
12964 Panama Street OLos Angeles n California. 90066 O
Tel: (310) 577-3849 a
Fax (310) 577-3805
'-3(S4') (11" Visil \^ \\ \\
Rev. 1.8 Monday, April 13,1998
** Patent Pending
TETMD AllO-1/2**
D u a l Channel A m p l i f i e r / F i l t e r
Absolute M a x i m u m Ratings:
Total Supply Voltage (Vcc+ to Vcc-)
30 V
Total Supply Voltage (VEE-I-to VEE-)
30 V
Input Voltage
-i- 0.4 to - 0.4 V
Test Conditions:
Vcc = ±15V, & VEE = ±5V, Room Temperature, unless otherwise specified
Tolerance:
±5% on all measurements, unless otherwise specified
Electrical Characteristics
Parameter
Si
Minimum
Gain
Programmable Gain Range
.5K,.67K,
1K&2K
.9K, 1K,
5K&10K
1
Programmable Gain Range
Units
Notes
A110-1
A110-2
3
%
Input
1
Bias Current'
10
Noise'
Input Impedance'
Common Mode Rejection Ratio
i
Maximum
|
Gain Error
Si
Typical
AC Input Dynamic Range
pA
2
0.5
100
M
90
lJVp.p
LOG
Ohms
100
dB
1
Maximum Electrode DC Offset
5000
IJVp-p
500
mV,,
0.1 to 10 Hz
© 6 0 Hz
Filters
6"" Order Bessel Low Pass Filter
f-3dB
75
Hz
1" Order High Pass Filter f-3dB
0,3
0,5
Hz
Power Supply
VEE Supply Voltage
Vcc Supply Voltage
±5
±15
±18
±18
V
V
VEE Quiescent Current
±300
±500
pA
Vcc Quiescent Current
±750
±1000
pA
5
5.5
V
+50
OC
Digital Supply Voltage
Temperature Range
±5
±5
4.5
0
Digitally Programmable
@±5VDC
@±15VDC
Control Signal Voltage
Level
Extended temperature
range is available as a
soecial order
1. These numbers are guaranteed by design and/cff characterization
12964 Panama Street OLos Angeles O Califomi a, 90066 a Tel: (310) 577-3849>Z7
Fax (310) 577-3805 \
577.^^S49(»r Vis
Rev. 1.8 Monday, April 13,1998
Page 2
** Patent Pending
TETMD A l 10-1/2**
D u a l Channel Amplifier/Filter
Block Diagram
Vec.
INPUTI +
v„.
hN^|v^
GND
Input Protection
Instnimentatlon Ainplifier
Low Pass Filter
and Programmable High Pa.ss Filter
INPUTl -
Low Pass^V^
•X^
Filter. PGA
& Output
Buffer^^^^
n
HIBWl
OUTPUT 1
-^
GAINIA
GAINIB
INPUT2 +
Input Protection
Instrumentation Amplifier
Low Pass Filter
and Programmable High Pass Filter
INPUT2-
Low Pas.sV»^
">^
Filter. PGA
& (Dutput
^
BufTer ^ ^ ^
n
HIBW2
OLrrPUT2
^
GAIN2A
GAIN2B
Physical Dimensions (inches)
^1
nnnnnnn
*«Hft=-
nnnnnn
.750 -»•/- 05
3.0 + / -
1
.020
H
.10
tit.'UU'.'U
14
.243
J
4
.015 —'
1
.100
.400
I
.010
.047
I
[-=3— 1.2D0 —B*
2.000
2.8 - I - / - .05
12964 Panama Street OLos Angeles O California, 90066 O
InniK'diaU'
Rev. 1.8 Monday, April 13.1998
;isi' ( ;i
Page 3
Tel: (310) 577-3849 O
Fax (310) 577-3805
517-^S4')ot• Vis
** Patent Pending
TETMD A l 10-1/2**
D u a l Channel Amplifier/Filter
Pin Assignment
Pin ...;.•: Name ,v;
1
2
INPUTl + Channel #1 Input-i-
11
3
INPUT2-I- Channel #2 Input -i-
12
4
INPUT2- Channel #2 Input -
13
10
Naine
.'.;;• ?^#V>I>escHption;: :\-..---\^^^:::i
Gain2A Second Amplifier Low Bit Gain
Select
Gain2B Second Amplifier High Bit Gain
Select
First
Amplifier High Pass Filter
HIBWA'
Select
HIBW12 Second Amplifier High Pass Filter
Select
Amplifier/Filter
- POWCT Supply
-VBE
5
AGND
Analog PowCT Supply Ground
14
P
6
+Vcc
15
+VEH
Amplifier/FiltCT -i- Power Supply
i
7
•^cc
Pre Amplifier -f- POWCT
Supply
Pre Amplifier - Power Supply
16
OUTl
Channel # 1 Output
GainlA First Amplifier Low Bit Gain
Select
GainlB First Amplifier High Bit Gain
Select
17
0UT2
Channel # 2 Output
fs
%
.'ir^.
Pin
i :;S;::- -I>es«crtptipir::.,;;
INPUTl- Channel #1 Input -
8
9
Frequency Response
(for TMD AllO-2)
A
80.0
>
b
m
•o
o
d
0.0
0.01
0.1
10
1.0
100
Log Hz
12964 Panama Street OLos Angeles U California, 90066 O Tel: (310) 577-3849 O
r
Fax (310) 577-3805
'U'lisi-Call: (3.1(1) 577.-,^S49 t.r Vis
Rev. 1.8 Monday, April 13. 1998
Page 4
** Patent Pending
Dual Channel Amplifier/Filter
TETMD Al 10-1/2**
Application Note
8 Channel Biological Signal Solid State Recorder
Ul
JUL
Cb 1 Input +
Cfa I Input -
O-
Ch2Input +
Ch 2 Inpul-
Analog Ground
Ch 2 Onipui
Vcc - Vee -
-,3
•3
•3—i=n
"S
Intel 82C55
24 Programmable Digital Line
XRefeience
Elecuode
CroDDd
Bectrode
Ch
Cll 7 Inpul +
Cll 7 Inpul -
U4
keypad
Cb 8 Input +
hl5V
jzr
Flash
Disk
e
Vcc + Vee +
Ch 7 Output
TETMD Al 10-1/2
Cll 8 Inpul-
CPU
T
/ '
o
o
Display
13 Bit
ADC
Ctl 1 Oulpul
TETMD Al 10-1/2
Ch 8 Output
X
Vcc - Vee •15V
90
Ch
+9 Vdc Battery
DC/DC Converter
+5 V Digital
Power Supply Filter
DC/DC Converter
+/- 15 Volts Analog
Power Supply Filter
m
1
For more information please visit our WEB site:
http://www.tet.com
12964 Panama Street O Los Angeles O California, 90066 n
Fax (310) 577-3805
577-3.S49 (ir Visit w n w
nr imiiK'diiik'
Rev. 1.8 Monday, April 13,1998
Tel: (310) 577-3849 d
Page 6
** Patent Pending
Dual Channel Amplifier/Filter
TETMD Al 10-1/2**
Gain Setting Logic
TET-MDAllO-1
PGA Control 1
0 Voc (OFF)
5.0 Voc (ON)
OVo, (OFF)
5.0 Voc (ON)
&M
I
PGA Control 2
OVoc (OFF)
OVoc (OFF)
5.0 Voc (ON)
5.0 Voc (ON)
GAIN
500
670
1,000
2,000
PGA Contr<4 2
OVoc (OFF)
OVoc (OFF)
5.0 Voc (ON)
5.0 Voc (ON)
GAIN
900
1,000
5,000
10,000
TET-MDAllO-2
PGA Control 1
0 Voc (OFF)
5.0 Voc (ON)
OVoc (OFF)
5.0 Voc (ON)
Filter Setting Logic
Control
High Pass Filter
0.5 Hz
0.3 Hz
OVoc (OFF)
5.0 Voc (ON)
Note:
Part Niunber
Description
TETMD AllO-l
Same as I t TMD AllO-2 except Gain Values are 500; 670; 1,000;
& 2,000
The Information provided herein is believed to be reliable; however, Teledyne Elecironic Technologies (TET) assumes no
responsibility for inaccuracies or omissions. TET assumes no responsibility for the use of this information, and all use of such
infonnation shall be entirely at user's own risk. Process and specifications are subject to changes without notice. No patent
rights or licenses to any of the circuits described herein are implied or granted to any third party. TET does not authorize or
warrant any TET product for use in life support devices and/or systems without prior approval.
12964 Panama Street a Los Angeles a California, 90066 U
Tel: (310) 577-3849 U
Fax (310) 577-3805
;isc'C;ill: ( 3 I 0 | 577-3<S49 or
Rev. 1.8 Monday, April 13,1998
Page 5
** Patent Pending
Download