CSE - 301 - NIT Arunachal Pradesh

advertisement
NATIONAL INSTITUTE OF TECHNOLOGY, ARUNACHAL PRADESH, YUPIA, Pin-791112
(Established by MHRD, Govt. of India)
Website : www.nitap.in, Fax No: (0360) 2284972
E-Mail: [email protected] / [email protected]
Exercises Proposed for teaching in (July – December, 2015 Semester)
1. Name of the Teacher Koj Sambyo
2. Department
Computer Science and Engineering
3. Course Title
Computer Organization and Architecture
4. Course code
CSE-301
5. Course Hands out (in reference to framed & approved syllabus) (maximum 500 words)
Contents
Fundamentals of Computers: Digital computers, layers in computer system, types of computers,
history of computers
Data representation and computer arithmetic: Data types, complement, fixed point
representation, floating point representation, multiplication and division of sign and unsigned
inters.
Microoperation and design of arithmetic logic unit: Register transfer micro operation, bus
transfer, memory transfer, arithmetic micro operation, logic micro operation, logic unit, shift unit,
design of arithmetic and logic unit.
Instruction set: Instruction code, register, computer instruction, timing and control, instruction
cycle, instruction formats, CPU organization, instruction length, addressing standard, addressing
mode, instruction set, RISC, CISC, case study of RISC.
Design of control unit: hardware control design, microprogrammed control.
Memory organization:memory hierarchy, main memory, auxiliary memory, associative memory,
cache memory, virtual memory, memory management hardware.
Input-output organization: peripheral device, I/O interface and I/O driver, synchronous and
asynchronous data transfer, modes of data transfer, priority interrupt, DMA, input- output
processor.
Parallel processing:performance measurement of computer, parallel computer structure, general
classification of computer architecture, pipelining, vector processing, multiprocessor system, flow
computers.
6. Books/Literature to be followed:
(a) Books (Min. 2 texts + 3 references)
(i)
Title
Computer System Architecture
Author
M.M. Mano
Publisher
Pearson Education
Edition
Third edition
Hours
6 hrs
7 hrs
6 hrs
12 hrs
5 hrs
6 hrs
NATIONAL INSTITUTE OF TECHNOLOGY, ARUNACHAL PRADESH, YUPIA, Pin-791112
(Established by MHRD, Govt. of India)
Website : www.nitap.in, Fax No: (0360) 2284972
E-Mail: [email protected] / [email protected]
(ii)
Title
Author
Publisher
Edition
Computer Architecture & Organization
J. P. Hayes
McGraw Hill
Third Edition
(iii)
Title
Author
Publisher
Edition
Computer Organization
C. Hamacher, Z. Vranesic
Tata Mcgraw Hill
Fifth Edition
(iv)
Title
Author
Publisher
Edition
Computer organization and Architecture
Stalling
Pearson
Seventh Edition
(v)
Title
Author
Publisher
Edition
Structured Computer Organization
A. S. Tanenbaum, T. Austin
Pearson
Fourth Edition
(b) Magazines/Journals (Minimum 5)
(i) IEEE Transactions on Computers, IEEE, Computer Society, United State
(ii) ACM Transactions on Computing Systems (TECS), ACM New York, United State
(iii) Journal of Systems Architecture, Elsevier, Netherlands
(iv) International Journal of Parallel Programming, Springer
(v) Parallel Computing, Elsevier
7. Mode of Teaching: J.C Bose/S. N. Bose (please tick).
8. If the course is of practices, list the experiments to be offered.
(i)
Realization of different circuits.
(ii)
Design of Carry-look-ahead adder.
(iii) Design of BCD adder/Subtractor.
(iv)
Design of Registers and Counters
(v)
Design of Combinational Multipliers
(vi)
Design of Booth’s multiplication.
(vii) Design of ALU using bit dice ALU
NATIONAL INSTITUTE OF TECHNOLOGY, ARUNACHAL PRADESH, YUPIA, Pin-791112
(Established by MHRD, Govt. of India)
Website : www.nitap.in, Fax No: (0360) 2284972
E-Mail: [email protected] / [email protected]
(viii) Memory Design
(ix)
Associative cache Design
(x)
Direct Mapped cache Design
Are the manuals ready for the experiments to be conducted?
Yes/No (please tick)
If “No”, the reasons there of and fixing responsibility
As per new syllabus all the practicals as well as syllabus have to be changed. The corrected
syllabus and practicals has been placed for further approval. Once syllabus and practicals are
approved, the manuals can be made as per new list of practicals by subject teacher and technical
assistant.
Remarks/ Endorsement by the HoD
With his /her signature with date
Name of the Teacher: Koj Sambyo
Designation: Assistant Professor
Signature with Date:
Download
Related flashcards
X86 architecture

22 Cards

Computer science

29 Cards

System software

24 Cards

Borland software

18 Cards

Create flashcards