7 SEGMENT LED DISPLAY
14.2mm (0.56") SINGLE DIGIT
TOS5161 series
Schematic Options
8.0
12.6
A
3.5
min.
Common Cathode R/H Decimal point
3,8
a
b
g
c
e
d
b
7
grey*
face
c
6
d
e
2
4
g RDP
f
1
9
10
5
15.24
14.2(0.56)
19.0
a
f
B
DP
Common Anode R/H Decimal point
3,8
1
* also available
with black face
a
b
7
c
6
d
4
e
2
g RDP
f
1
9
10
5
Ø0.5
2.54
millimetres(inches)
Part Number Key
TOS5161
A
Schematic
S
Colour Code
Specification
Colour
Red
Red
Red
Green
R
E
S
G
Y
Bright
Extra Bright
Super Bright
Extra Bright
Extra Bright
Typical Luminous
Intensity IF=10mA
700
3500
17500
4000
3500
µcd
Peak
Wavelength IF=20mA
697
630
660
565
585
nm
Typical Forward
Voltage IF=20mA
2.1
2.1
2.1
2.2
2.1
Volts
Maximum Forward
Voltage IF=20mA
2.8
2.8
2.8
2.8
2.8
Volts
Maximum Reverse
Current VR=5V
100
100
100
100
100
µA
Colour Code
Brightness Category
Red - Extra Bright (E) also available in low current
TO140/9528
Yellow
SN54/74LS00
QUAD 2-INPUT NAND GATE
• ESD > 3500 Volts
QUAD 2-INPUT NAND GATE
LOW POWER SCHOTTKY
VCC
14
13
12
11
10
9
8
J SUFFIX
CERAMIC
CASE 632-08
1
2
3
4
5
6
14
7
1
GND
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-2
SN54/74LS00
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Min
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
Power Supply Current
Total, Output HIGH
1.6
mA
VCC = MAX
Total, Output LOW
4.4
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
9.0
15
ns
tPHL
Turn-On Delay, Input to Output
10
15
ns
FAST AND LS TTL DATA
5-3
SN54/74LS02
QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-6
SN54/74LS02
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Min
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
Power Supply Current
Total, Output HIGH
3.2
mA
VCC = MAX
Total, Output LOW
5.4
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
10
15
ns
tPHL
Turn-On Delay, Input to Output
10
15
ns
FAST AND LS TTL DATA
5-7
SN54/74LS04
HEX INVERTER
HEX INVERTER
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-10
SN54/74LS04
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Min
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
Total, Output HIGH
Total, Output LOW
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
– 20
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
2.4
mA
VCC = MAX
6.6
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
9.0
15
ns
tPHL
Turn-On Delay, Input to Output
10
15
ns
FAST AND LS TTL DATA
5-11
SN54/74LS08
QUAD 2-INPUT AND GATE
QUAD 2-INPUT AND GATE
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-1
SN54/74LS08
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
S b l
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Min
P
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
U i
Unit
T
Test
C
Conditions
di i
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input
p LOW Voltage
g for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN,, IOH = MAX,, VIN = VIH
or VIL per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
– 100
mA
VCC = MAX
Power Supply Current
Total, Output HIGH
4.8
mA
VCC = MAX
Total, Output LOW
8.8
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
S b l
Symbol
P
Parameter
Min
Typ
Max
U i
Unit
T
Test
C
Conditions
di i
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
8.0
15
ns
tPHL
Turn-On Delay, Input to Output
10
20
ns
FAST AND LS TTL DATA
5-2
SN54/74LS10
TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-1
SN54/74LS10
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
S b l
Symbol
Min
P
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
Total, Output
p HIGH
Total, Output LOW
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
U i
Unit
T
Test
C
Conditions
di i
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input
p LOW Voltage
g for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN,, IOH = MAX,, VIN = VIH
or VIL per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
– 20
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
1.2
mA
VCC = MAX
3.3
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
S b l
Symbol
P
Parameter
Min
Typ
Max
U i
Unit
T
Test
C
Conditions
di i
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
9.0
15
ns
tPHL
Turn-On Delay, Input to Output
10
15
ns
FAST AND LS TTL DATA
5-2
SN54/74LS11
TRIPLE 3-INPUT AND GATE
TRIPLE 3-INPUT AND GATE
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-1
SN54/74LS11
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Min
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
Total, Output HIGH
Total, Output LOW
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
– 20
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
3.6
mA
VCC = MAX
6.6
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
8.0
15
ns
tPHL
Turn-On Delay, Input to Output
10
20
ns
FAST AND LS TTL DATA
5-2
SN54/74LS27
TRIPLE 3-INPUT NOR GATE
TRIPLE 3-INPUT NOR GATE
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-71
SN54/74LS27
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Min
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
Power Supply Current
Total, Output HIGH
4.0
mA
VCC = MAX
Total, Output LOW
6.8
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
10
15
ns
tPHL
Turn-On Delay, Input to Output
10
15
ns
FAST AND LS TTL DATA
5-72
Case 751A-02 D Suffix
14-Pin Plastic
SO-14
"!
!! ( ( ! "
"
! " # %# (" ! "# !#
-A-
8
P
-B1
"
!
!
! "
#!
"
#! !
* ! !" $ !"
R X 45°
K
D * C
G
"
7
"#! & 14
J
F
!
!
M
!
)
°
)
°
°
°
)
)
Case 632-08 J Suffix
14-Pin Ceramic Dual In-Line
-A-
"!
! "
!
& 14
8
"
! " "
-B1
! 7
" "
C
-T-
* "
L
G
J "
!
"
!
M
N
&
D $
! " # * !" $ !"
F
$ " *
K
$
& !
!
!
°
)
!
°)
°
)
°)
Case 646-06 N Suffix
14-Pin Plastic
"!
14
"
B
1
! $" A
! ( ! " # # *
F
L
C
J
N
K
M
FAST AND LS TTL DATA
5-73
! "
* !" $ !"
D
! $
!
H
#! "
"
! ( " "
7
G
'' !" " !" " %#
8
!
!
°
!
°
!
°
°
#
SN54/74LS27
TRIPLE 3-INPUT NOR GATE
TRIPLE 3-INPUT NOR GATE
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-71
SN54/74LS27
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Min
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
Power Supply Current
Total, Output HIGH
4.0
mA
VCC = MAX
Total, Output LOW
6.8
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
10
15
ns
tPHL
Turn-On Delay, Input to Output
10
15
ns
FAST AND LS TTL DATA
5-72
Case 751A-02 D Suffix
14-Pin Plastic
SO-14
"!
!! ( ( ! "
"
! " # %# (" ! "# !#
-A-
8
P
-B1
"
!
!
! "
#!
"
#! !
* ! !" $ !"
R X 45°
K
D * C
G
"
7
"#! & 14
J
F
!
!
M
!
)
°
)
°
°
°
)
)
Case 632-08 J Suffix
14-Pin Ceramic Dual In-Line
-A-
"!
! "
!
& 14
8
"
! " "
-B1
! 7
" "
C
-T-
* "
L
G
J "
!
"
!
M
N
&
D $
! " # * !" $ !"
F
$ " *
K
$
& !
!
!
°
)
!
°)
°
)
°)
Case 646-06 N Suffix
14-Pin Plastic
"!
14
"
B
1
! $" A
! ( ! " # # *
F
L
C
J
N
K
M
FAST AND LS TTL DATA
5-73
! "
* !" $ !"
D
! $
!
H
#! "
"
! ( " "
7
G
'' !" " !" " %#
8
!
!
°
!
°
!
°
°
#
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
SN54/74LS32
QUAD 2-INPUT OR GATE
QUAD 2-INPUT OR GATE
VCC
14
1
LOW POWER SCHOTTKY
13
2
12
11
3
4
10
5
9
6
8
J SUFFIX
CERAMIC
CASE 632-08
7
14
GND
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-83
SN54/74LS32
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Min
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
Power Supply Current
Total, Output HIGH
6.2
mA
VCC = MAX
Total, Output LOW
9.8
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
VCC = 5.0 V
CL = 15 pF
tPLH
Turn-Off Delay, Input to Output
14
22
ns
tPHL
Turn-On Delay, Input to Output
14
22
ns
FAST AND LS TTL DATA
5-84
Case 751A-02 D Suffix
14-Pin Plastic
SO-14
"!
!! ( ( ! "
"
! " # %# (" ! "# !#
-A-
8
P
-B1
"
!
!
! "
#!
"
#! !
* ! !" $ !"
R X 45°
K
D * C
G
"
7
"#! & 14
J
F
!
!
M
!
)
°
)
°
°
°
)
)
Case 632-08 J Suffix
14-Pin Ceramic Dual In-Line
-A-
"!
! "
!
& 14
8
"
! " "
-B1
! 7
" "
C
-T-
* "
L
G
J "
!
"
!
M
N
&
D $
! " # * !" $ !"
F
$ " *
K
$
& !
!
!
°
)
!
°)
°
)
°)
Case 646-06 N Suffix
14-Pin Plastic
"!
14
"
B
1
! $" A
! ( ! " # # *
F
L
C
J
N
K
M
FAST AND LS TTL DATA
5-85
! "
* !" $ !"
D
! $
!
H
#! "
"
! ( " "
7
G
'' !" " !" " %#
8
!
!
°
!
°
!
°
°
#
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit,
and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different
applications. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does
not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in
systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of
the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such
unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.
Motorola and
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
Literature Distribution Centers:
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.
◊
FAST AND LS TTL DATA
5-86
SN54/74LS47
BCD TO 7-SEGMENT
DECODER/DRIVER
The SN54 / 74LS47 are Low Power Schottky BCD to 7-Segment Decoder / Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving
indicators directly. Seven NAND gates and one driver are connected in pairs
to make BCD data and its complement available to the seven decoding
AND-OR-INVERT gates. The remaining NAND gate and three input buffers
provide lamp test, blanking input / ripple-blanking output and ripple-blanking
input.
The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on
the state of the auxiliary inputs, decodes this data to drive a 7-segment display
indicator. The relative positive-logic output levels, as well as conditions
required at the auxiliary inputs, are shown in the truth tables. Output
configurations of the SN54 / 74LS47 are designed to withstand the relatively
high voltages required for 7-segment indicators.
These outputs will withstand 15 V with a maximum reverse current of
250 µA. Indicator segments requiring up to 24 mA of current may be driven
directly from the SN74LS47 high performance output transistors. Display
patterns for BCD input counts above nine are unique symbols to authenticate
input conditions.
The SN54 / 74LS47 incorporates automatic leading and / or trailing-edge
zero-blanking control (RBI and RBO). Lamp test (LT) may be performed at any
time which the BI / RBO node is a HIGH level. This device also contains an
overriding blanking input (BI) which can be used to control the lamp intensity
by varying the frequency and duty cycle of the BI input signal or to inhibit the
outputs.
•
•
•
•
•
BCD TO 7-SEGMENT
DECODER/ DRIVER
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
16
1
N SUFFIX
PLASTIC
CASE 648-08
16
Lamp Intensity Modulation Capability (BI/RBO)
Open Collector Outputs
Lamp Test Provision
Leading / Trailing Zero Suppression
Input Clamp Diodes Limit High-Speed Termination Effects
1
D SUFFIX
SOIC
CASE 751B-03
16
1
ORDERING INFORMATION
CONNECTION DIAGRAM DIP (TOP VIEW)
VCC
16
f
g
a
b
c
d
e
15
14
13
12
11
10
9
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
LOGIC SYMBOL
7 1 2 6 3 5
1
2
3
4
B
C
LT BI / RBO RBI
PIN NAMES
5
6
7
8
D
A
GND
LOADING (Note a)
HIGH
A, B, C, D
RBI
LT
BI / RBO
a, to g
A B C D LT RBI
BCD Inputs
Ripple-Blanking Input
Lamp-Test Input
Blanking Input or
Ripple-Blanking Output
Outputs
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
1.2 U.L.
Open-Collector
LOW
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.75 U.L.
2.0 U.L.
15 (7.5) U.L.
NOTES:
a) 1 Unit Load (U.L.) = 40 µA HIGH, 1.6 mA LOW.
b) Output current measured at VOUT = 0.5 V
The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges.
FAST AND LS TTL DATA
5-56
a
b c d
e
BI/
f g RBO
13 12 11 10 9 15 14 4
VCC = PIN 16
GND = PIN 8
SN54/74LS47
LOGIC DIAGRAM
a
a
b
b
c
c
d
d
e
e
f
f
g
g
A
B
INPUT
C
D
OUTPUT
BLANKING INPUT OR
RIPPLE-BLANKING
OUTPUT
LAMP-TEST
INPUT
RIPPLE-BLANKING
INPUT
0
1
2
3
4
5
6
7
8
9
10
11 12
13
14
15
NUMERICAL DESIGNATIONS — RESULTANT DISPLAYS
TRUTH TABLE
INPUTS
OUTPUTS
DECIMAL
OR
FUNCTION
LT
RBI
D
C
B
0
H
H
L
L
1
H
X
L
L
2
H
X
L
3
H
X
4
H
X
5
H
6
A
BI/RBO
a
b
c
L
L
L
H
L
H
L
L
L
H
X
L
H
X
7
H
8
9
d
H
L
L
L
L
H
H
L
L
H
L
H
L
L
H
L
H
H
H
L
L
L
L
L
H
H
L
L
H
L
H
H
L
H
L
L
H
H
L
H
H
H
X
L
H
H
H
H
L
H
X
H
L
L
L
H
H
X
H
L
L
H
H
10
H
X
H
L
H
L
11
H
X
H
L
H
12
H
X
H
H
13
H
X
H
14
H
X
15
H
e
f
g
NOTE
L
L
H
A
H
H
H
A
L
H
L
L
H
H
L
H
H
L
L
L
H
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
L
L
L
L
H
H
L
L
H
H
H
H
L
L
H
L
H
H
H
H
L
L
H
H
L
L
L
H
H
L
H
H
H
L
L
H
L
H
H
L
H
H
L
H
L
L
H
H
H
L
H
H
H
H
L
L
L
L
X
H
H
H
H
H
H
H
H
H
H
H
H
BI
X
X
X
X
X
X
L
H
H
H
H
H
H
H
B
RBI
H
L
L
L
L
L
L
H
H
H
H
H
H
H
C
LT
L
X
X
X
X
X
H
L
L
L
L
L
L
L
D
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
NOTES:
(A) BI/RBO is wire-AND logic serving as blanking Input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held
at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking
of a decimal 0 is not desired. X = input may be HIGH or LOW.
(B) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level regardless of the state of
any other input condition.
(C) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs
go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).
(D) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input,
all segment outputs go to a LOW level.
FAST AND LS TTL DATA
5-57
SN54/74LS47
GUARANTEED OPERATING RANGES
Min
Typ
Max
Unit
VCC
Symbol
Supply Voltage
Parameter
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
BI / RBO
54, 74
– 50
µA
IOL
Output Current — Low
BI / RBO
BI / RBO
54
74
1.6
3.2
mA
VO (off)
IO (on)
Off-State Output Voltage a to g
54, 74
15
V
On-State Output Current a to g
On-State Output Current a to g
54
74
12
24
mA
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Parameter
Min
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage, BI / RBO
VOL
Output LOW Voltage
BI / RBO
IO (off)
Off-State Output Current
a thru g
VO (on)
On-State Output Voltage
a thru g
IIH
Input HIGH Current
IIL
Input LOW Current BI/ RBO
Any Input except BI / RBO
IOS BI / RBO
ICC
Typ
Unit
Max
2.0
54
0.7
74
0.8
– 0.65
2.4
– 1.5
V
V
Guaranteed Input LOW Threshold Voltage
for All Inputs
V
4.2
Test Conditions
Guaranteed Input HIGH Theshold Voltage
for All Inputs
V
VCC = MIN, IIN = – 18 mA
VCC = MIN, IOH = – 50 µA,
VIN = VIN or VIL per Truth Table
54, 74
0.25
0.4
V
74
0.35
0.5
V
250
µA
VCC = MAX, VIN = VIN or VIL per Truth
Table, VO (off) = 15 V
IO (on) = 12 mA
IO (on) = 24 mA
54, 74
0.25
0.4
V
74
0.35
0.5
V
Output Short Circuit Current (Note 1)
– 0.3
Power Supply Current
7.0
IOL = 1.6 mA
IOL = 3.2 mA
VCC = MIN, VIN = VIN or
VIL per Truth Table
VCC = MAX, VIN = VIH
or VIL per Truth Table
20
µA
0.1
mA
VCC = MAX, VIN = 2.7 V
VCC = MAX, VIN = 7.0 V
– 1.2
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–2.0
mA
13
mA
VCC = MAX, VOUT = 0 V
VCC = MAX
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
tPHL
tPLH
Propagation Delay, Address
Input to Segment Output
100
100
ns
ns
tPHL
tPLH
Propagation Delay, RBI Input
To Segment Output
100
100
ns
ns
Test Conditions
VCC = 5.0 V
CL = 15 pF
AC WAVEFORMS
VIN
VOUT
1.3 V
1.3 V
tPHL
tPLH
1.3 V
VIN
1.3 V
1.3 V
tPLH
tPHL
VOUT
1.3 V
Figure 1
1.3 V
1.3 V
Figure 2
FAST AND LS TTL DATA
5-58
SN54/74LS74A
DUAL D-TYPE POSITIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual
clear and set inputs, and also complementary Q and Q outputs.
Information at input D is transferred to the Q output on the positive-going
edge of the clock pulse. Clock triggering occurs at a voltage level of the clock
pulse and is not directly related to the transition time of the positive-going
pulse. When the clock input is at either the HIGH or the LOW level, the D input
signal has no effect.
DUAL D-TYPE POSITIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 632-08
LOGIC DIAGRAM (Each Flip-Flop)
14
1
SET (SD)
4 (10)
Q
5 (9)
CLEAR (CD)
1 (13)
CLOCK
3 (11)
N SUFFIX
PLASTIC
CASE 646-06
14
Q
6 (8)
1
D
2 (12)
D SUFFIX
SOIC
CASE 751A-02
14
1
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
MODE SELECT — TRUTH TABLE
INPUTS
OUTPUTS
Ceramic
Plastic
SOIC
OPERATING MODE
Set
Reset (Clear)
*Undetermined
Load “1” (Set)
Load “0” (Reset)
SD
SD
D
Q
Q
L
H
L
H
H
H
L
L
H
H
X
X
X
h
l
H
L
H
H
L
L
H
H
L
H
* Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable
if SD and CD go HIGH simultaneously. If the levels at the set and clear are near VIL maximum then
we cannot guarantee to meet the minimum level for VOH.
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Don’t Care
i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time
i, h (q) = prior to the HIGH to LOW clock transition.
LOGIC SYMBOL
4
10
2
D SD Q
3
CP
CD Q
5
12
D SD Q
11
CP
6
1
13
VCC = PIN 14
GND = PIN 7
FAST AND LS TTL DATA
5-72
CD Q
9
8
SN54/74LS74A
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Min
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Output Short Circuit Current (Note 1)
ICC
Power Supply Current
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
2.5
3.5
V
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
40
µA
VCC = MAX, VIN = 2.7 V
mA
VCC = MAX, VIN = 7.0 V
– 0.4
– 0.8
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
8.0
mA
VCC = MAX
Max
Unit
0.1
0.2
IOS
V
74
Data, Clock
Set, Clear
Input LOW Current
Data, Clock
Set, Clear
Test Conditions
Guaranteed Input HIGH Voltage for
All Inputs
54
Input High Current
Data, Clock
Set, Clear
IIL
Unit
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C, VCC = 5.0 V)
Limits
Symbol
fMAX
tPLH
tPHL
Parameter
Maximum Clock Frequency
Min
Typ
25
33
Clock, Clear, Set to Output
MHz
13
25
ns
25
40
ns
Max
Unit
Test Conditions
Figure 1
Figure 1
VCC = 5.0 V
CL = 15 pF
AC SETUP REQUIREMENTS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Test Conditions
tW (H)
Clock
25
ns
Figure 1
tW (L)
Clear, Set
25
ns
Figure 2
Data Setup Time — HIGH
Data Setup Time — LOW
20
ns
ts
20
ns
th
Hold Time
5.0
ns
Figure 1
FAST AND LS TTL DATA
5-73
Figure 1
VCC = 5.0 V
SN54/74LS74A
AC WAVEFORMS
1.3 V
D*
1.3 V
th(H)
th(L)
ts(L)
ts(H)
tW(H)
tW(L)
1.3 V
1.3 V
CP
1
fMAX
tPHL
Q
tPLH
1.3 V
1.3 V
tPHL
tPLH
1.3 V
1.3 V
Q
*The shaded areas indicate when the input is permitted to change for predictable output performance.
Figure 1. Clock to Output Delays, Data
Set-Up and Hold Times, Clock Pulse Width
tW
SET
1.3 V
1.3 V
tW
CLEAR
Q
1.3 V
tPLH
tPHL
1.3 V
1.3 V
tPHL
Q
1.3 V
tPLH
1.3 V
1.3 V
Figure 2. Set and Clear to Output Delays,
Set and Clear Pulse Widths
FAST AND LS TTL DATA
5-74
SN54/74LS76A
DUAL JK FLIP-FLOP
WITH SET AND CLEAR
The SN54/ 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock
goes HIGH, the inputs are enabled and data will be accepted. The Logic Level
of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the
HIGH-to-LOW clock transitions.
DUAL JK FLIP-FLOP
WITH SET AND CLEAR
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
MODE SELECT — TRUTH TABLE
INPUTS
OUTPUTS
16
OPERATING MODE
Set
Reset (Clear)
*Undetermined
Toggle
Load “0” (Reset)
Load “1” (Set)
Hold
SD
CD
J
K
Q
Q
L
H
L
H
H
H
H
H
L
L
H
H
H
H
X
X
X
h
l
h
l
X
X
X
h
h
l
l
H
L
H
q
L
H
q
L
H
H
q
H
L
q
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
*Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable
if SD and CD go HIGH simultaneously.
H,h = HIGH Voltage Level
L,l = LOW Voltage Level
X = Immaterial
l, h (q) = Lower case letters indicate the state of the referenced input (or output) one setup time prior
to the HIGH-to-LOW clock transition
D SUFFIX
SOIC
CASE 751B-03
16
1
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
LOGIC DIAGRAM
LOGIC SYMBOL
Q
2
Q
CLEAR (CD)
K
1
CP
4
J C Q
D
SET (SD)
K
J
SD
Q
16
7
15
14
SD
Q
11
6
CP
9
J C Q
D
10
12
K
3
8
VCC = PIN 5
GND = PIN 13
CLOCK (CP)
FAST AND LS TTL DATA
5-79
SN54/74LS76A
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Min
Parameter
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
J, K
Clear
Clock
20
60
80
µA
VCC = MAX, VIN = 2.7 V
J, K
Clear
Clock
0.1
0.3
0.4
mA
VCC = MAX, VIN = 7.0 V
– 0.4
– 0.8
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
6.0
mA
VCC = MAX
Max
Unit
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
J, K
Clear, Clock
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C, VCC = 5.0 V)
Limits
Symbol
Parameter
fMAX
Maximum Clock Frequency
tPLH
tPHL
Clock, Clear, Set to Output
Min
Typ
30
45
Test Conditions
MHz
15
20
ns
15
20
ns
Max
Unit
VCC = 5.0 V
CL = 15 pF
AC SETUP REQUIREMENTS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
tW
Clock Pulse Width High
20
ns
tW
Clear Set Pulse Width
25
ns
ts
Setup Time
20
ns
th
Hold Time
0
ns
FAST AND LS TTL DATA
5-80
Test Conditions
VCC = 5.0 V
SN54/74LS86
QUAD 2-INPUT
EXCLUSIVE OR GATE
QUAD 2-INPUT
EXCLUSIVE OR GATE
LOW POWER SCHOTTKY
VCC
14
13
12
11
10
9
8
J SUFFIX
CERAMIC
CASE 632-08
14
1
2
3
4
5
6
1
7
GND
N SUFFIX
PLASTIC
CASE 646-06
14
1
TRUTH TABLE
IN
OUT
A
B
Z
L
L
H
H
L
H
L
H
L
H
H
L
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-88
SN54/74LS86
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Min
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
40
µA
VCC = MAX, VIN = 2.7 V
0.2
mA
VCC = MAX, VIN = 7.0 V
– 0.8
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
10
mA
VCC = MAX
Typ
Max
Unit
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
tPLH
tPHL
Propagation Delay,
Other Input LOW
12
10
23
17
ns
tPLH
tPHL
Propagation Delay,
Other Input HIGH
20
13
30
22
ns
FAST AND LS TTL DATA
5-89
Test Conditions
VCC = 5.0 V
CL = 15 pF
SN54/74LS139
DUAL 1-OF-4 DECODER/
DEMULTIPLEXER
The LSTTL/MSI SN54/74LS139 is a high speed Dual 1-of-4 Decoder /Demultiplexer. The device has two independent decoders, each accepting two
inputs and providing four mutually exclusive active LOW Outputs. Each
decoder has an active LOW Enable input which can be used as a data input
for a 4-output demultiplexer. Each half of the LS139 can be used as a function
generator providing all four minterms of two variables. The LS139 is
fabricated with the Schottky barrier diode process for high speed and is
completely compatible with all Motorola TTL families.
•
•
•
•
•
•
Schottky Process for High Speed
Multifunction Capability
Two Completely Independent 1-of-4 Decoders
Active Low Mutually Exclusive Outputs
Input Clamp Diodes Limit High Speed Termination Effects
ESD > 3500 Volts
DUAL 1-OF-4 DECODER/
DEMULTIPLEXER
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
16
1
CONNECTION DIAGRAM DIP (TOP VIEW)
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
N SUFFIX
PLASTIC
CASE 648-08
16
1
D SUFFIX
SOIC
CASE 751B-03
16
1
PIN NAMES
LOADING (Note a)
Address Inputs
Enable (Active LOW) Input
Active LOW Outputs (Note b)
A0, A1
E
O0 – O3
HIGH
LOW
0.5 U.L.
0.5 U.L.
10 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
LOGIC SYMBOL
LOGIC DIAGRAM
Ceramic
Plastic
SOIC
FAST AND LS TTL DATA
5-235
DECODER a
DECODER b
SN54/74LS139
FUNCTIONAL DESCRIPTION
The LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The
device has two independent decoders, each of which accept
two binary weighted inputs (A0, A1) and provide four mutually
exclusive active LOW outputs (O0 – O3). Each decoder has an
active LOW Enable (E). When E is HIGH all outputs are forced
HIGH. The enable can be used as the data input for a 4-output
demultiplexer application.
Each half of the LS139 generates all four minterms of two
variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and
thereby reducing the number of packages required in a logic
network.
TRUTH TABLE
INPUTS
OUTPUTS
E
A0
A1
O0
O1
O2
O3
H
L
L
L
L
X
L
H
L
H
X
L
L
H
H
H
L
H
H
H
H
H
L
H
H
H
H
H
L
H
H
H
H
H
L
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
E
A0
A1
E
O0 A0
A1
O0
E
A0
A1
E
O1 A0
A1
O1
E
A0
A1
E
O2 A0
A1
O2
E
A0
A1
E
O3 A0
A1
O3
Figure a
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-236
SN54/74LS139
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Parameter
Min
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
Typ
Max
Unit
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 20
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
11
mA
VCC = MAX
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Symbol
Levels of
Delay
Parameter
Limits
Typ
Max
Unit
tPLH
tPHL
Propagation Delay
Address to Output
2
2
13
22
20
33
ns
tPLH
tPHL
Propagation Delay
Address to Output
3
3
18
25
29
38
ns
tPLH
tPHL
Propagation Delay
Enable to Output
2
2
16
21
24
32
ns
Min
Test Conditions
VCC = 5.0 V
CL = 15 pF
AC WAVEFORMS
Figure 1
Figure 2
FAST AND LS TTL DATA
5-237
Case 751B-03 D Suffix
16-Pin Plastic
SO-16
-A-
"!
! "
"
! " # 1
%# ) ! !" $ !"
8
#! R X 45°
G
"
C
D M
K
"
!
!
-T-
!
) #!
P
! "
"
9
-B-
!
16
& J
F
!
Case 648-08 N Suffix
16-Pin Plastic
!
°
°
°
(
°
(
(
(
"!
! "
!
& -A-
"
! ' " "
! ' ! " # 16
9
1
8
! ! $
!
B
# ) "
! "
# ) !" $ !"
)
F
S
-T-
L
C
G
M
J
D "
Case 620-09 J Suffix
16-Pin Ceramic Dual In-Line
-A-
H
K
!
!
!
!
°
°
°
"!
! "
16
"
" "
L
C
$ " $
! " &
K
*
M
J G
D "
"
!
!
FAST AND LS TTL DATA
5-238
°
!
*
!
*
!
!
!
N
# ) !" $ !"
)
-T ) "
$
& 8
F
!
! ! " "
-B-
E
& 9
1
°
°
*
!
°
°
SN54/74LS153
DUAL 4-INPUT MULTIPLEXER
The LSTTL / MSI SN54 / 74LS153 is a very high speed Dual 4-Input
Multiplexer with common select inputs and individual enable inputs for each
section. It can select two bits of data from four sources. The two buffered
outputs present data in the true (non-inverted) form. In addition to multiplexer
operation, the LS153 can generate any two functions of three variables. The
LS153 is fabricated with the Schottky barrier diode process for high speed and
is completely compatible with all Motorola TTL families.
•
•
•
•
DUAL 4-INPUT MULTIPLEXER
Multifunction Capability
Non-Inverting Outputs
Separate Enable for Each Multiplexer
Input Clamp Diodes Limit High Speed Termination Effects
LOW POWER SCHOTTKY
CONNECTION DIAGRAM DIP (TOP VIEW)
J SUFFIX
CERAMIC
CASE 620-09
16
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
PIN NAMES
LOADING (Note a)
Common Select Input
Enable (Active LOW) Input
Multiplexer Inputs
Multiplexer Output (Note b)
S0
E
I0, I1
Z
HIGH
LOW
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
16
1
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
LOGIC DIAGRAM
LOGIC SYMBOL
Ceramic
Plastic
SOIC
D SUFFIX
SOIC
CASE 751B-03
FAST AND LS TTL DATA
5-257
SN54/74LS153
FUNCTIONAL DESCRIPTION
Za = Ea ⋅ (I0a ⋅ S1 ⋅ S0 + I1a ⋅ S1 ⋅ S0 + I2a ⋅ S1 ⋅ S0 +
I3a ⋅ S1 ⋅ S0)
The LS153 is a Dual 4-input Multiplexer fabricated with Low
Power, Schottky barrier diode process for high speed. It can
select two bits of data from up to four sources under the control
of the common Select Inputs (S0, S1). The two 4-input multiplexer circuits have individual active LOW Enables (Ea, E b)
which can be used to strobe the outputs independently. When
the Enables (Ea, Eb) are HIGH, the corresponding outputs (Za,
Zb) are forced LOW.
The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by
the logic levels supplied to the two Select Inputs. The logic
equations for the outputs are shown below.
Zb = Eb ⋅ (I0b ⋅ S1 ⋅ S0 + I1b ⋅ S1 ⋅ S0 + I2b ⋅ S1 ⋅ S0 +
I3b ⋅ S1 ⋅ S0)
The LS153 can be used to move data from a group of registers to a common output bus. The particular register from
which the data came would be determined by the state of the
Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables.
This is useful for implementing highly irregular random logic.
TRUTH TABLE
SELECT INPUTS
INPUTS (a or b)
OUTPUT
S0
S1
E
I0
I1
I2
I3
Z
X
L
L
H
H
L
L
H
H
X
L
L
L
L
H
H
H
H
H
L
L
L
L
L
L
L
L
X
L
H
X
X
X
X
X
X
X
X
X
L
H
X
X
X
X
X
X
X
X
X
L
H
X
X
X
X
X
X
X
X
X
L
H
L
L
H
L
H
L
H
L
H
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-258
SN54/74LS153
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
Min
Typ
Max
Unit
2.0
54
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
V
Guaranteed Input LOW Voltage for
All Inputs
0.8
– 0.65
Output HIGH Voltage
V
0.7
74
VOH
Test Conditions
Guaranteed Input HIGH Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
– 1.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
– 100
mA
VCC = MAX
10
mA
VCC = MAX
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
tPLH
tPHL
Propagation Delay
Data to Output
10
17
15
26
ns
Figure 2
tPLH
tPHL
Propagation Delay
Select to Output
19
25
29
38
ns
Figure 1
tPLH
tPHL
Propagation Delay
Enable to Output
16
21
24
32
ns
Figure 2
VCC = 5.0 V
CL = 15 pF
AC WAVEFORMS
Figure 1
5-259
Figure 2
FAST AND LS TTL DATA
Case 751B-03 D Suffix
16-Pin Plastic
SO-16
-A-
"!
! "
"
! " # 1
%# ) ! !" $ !"
8
#! R X 45°
G
"
C
D M
K
"
!
!
-T-
!
) #!
P
! "
"
9
-B-
!
16
& J
F
!
Case 648-08 N Suffix
16-Pin Plastic
!
°
°
°
(
°
(
(
(
"!
! "
!
& -A-
"
! ' " "
! ' ! " # 16
9
1
8
! ! $
!
B
# ) "
! "
# ) !" $ !"
)
F
S
-T-
L
C
G
M
J
D "
Case 620-09 J Suffix
16-Pin Ceramic Dual In-Line
-A-
H
K
!
!
!
!
°
°
°
"!
! "
16
"
" "
L
C
$ " $
! " &
K
*
M
J G
D "
"
!
!
FAST AND LS TTL DATA
5-260
°
!
*
!
*
!
!
!
N
# ) !" $ !"
)
-T ) "
$
& 8
F
!
! ! " "
-B-
E
& 9
1
°
°
*
!
°
°
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
SN54/74LS157
QUAD 2-INPUT MULTIPLEXER
The LSTTL / MSI SN54 / 74LS157 is a high speed Quad 2-Input Multiplexer.
Four bits of data from two sources can be selected using the common Select
and Enable inputs. The four buffered outputs present the selected data in the
true (non-inverted) form. The LS157 can also be used to generate any four
of the 16 different functions of two variables. The LS157 is fabricated with the
Schottky barrier diode process for high speed and is completely compatible
with all Motorola TTL families.
•
•
•
•
•
•
QUAD 2-INPUT MULTIPLEXER
Schottky Process for High Speed
Multifunction Capability
Non-Inverting Outputs
Input Clamp Diodes Limit High Speed Termination Effects
Special Circuitry Ensures Glitch Free Multiplexing
ESD > 3500 Volts
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
CONNECTION DIAGRAM DIP (TOP VIEW)
16
1
NOTE:
The Flatpak version has
the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
N SUFFIX
PLASTIC
CASE 648-08
16
PIN NAMES
1
LOADING (Note a)
HIGH
Common Select Input
Enable (Active LOW) Input
Data Inputs from Source 0
Data Inputs from Source 1
Multiplexer Outputs (Note b)
S
E
I0a – I0d
I1a – I1d
Za – Zd
LOW
1.0 U.L.
1.0 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
0.5 U.L.
0.5 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
D SUFFIX
SOIC
CASE 751B-03
16
1
ORDERING INFORMATION
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
Ceramic
Plastic
SOIC
LOGIC DIAGRAM
LOGIC SYMBOL
FAST AND LS TTL DATA
5-268
SN54/74LS157
FUNCTIONAL DESCRIPTION
The LS157 is a Quad 2-Input Multiplexer fabricated with the
Schottky barrier diode process for high speed. It selects four
bits of data from two sources under the control of a common
Select Input (S). The Enable Input (E) is active LOW. When E
is HIGH, all of the outputs (Z) are forced LOW regardless of all
other inputs.
The LS157 is the logic implementation of a 4-pole,
2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic
equations for the outputs are:
Za = E ⋅ (I1a ⋅ S + I0a ⋅ S)
Zc = E ⋅ (I1c ⋅ S + I0c ⋅ S)
Zb = E ⋅ (I1b ⋅ S + I0b ⋅ S)
Zd = E ⋅ (I1d ⋅ S + I0d ⋅ S)
A common use of the LS157 is the moving of data from two
groups of registers to four common output busses. The particular register from which the data comes is determined by the
state of the Select Input. A less obvious use is as a function
generator. The LS157 can generate any four of the 16 different
functions of two variables with one variable common. This is
useful for implementing highly irregular logic.
TRUTH TABLE
ENABLE
SELECT
INPUT
E
S
I0
I1
Z
H
L
L
L
L
X
H
H
L
L
X
X
X
L
H
X
L
H
X
X
L
L
H
L
H
INPUTS
OUTPUT
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-269
SN54/74LS157
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Min
Typ
Max
Unit
2.0
54
0.7
74
0.8
– 0.65
– 1.5
Short Circuit Current (Note 1)
ICC
Power Supply Current
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
2.5
3.5
V
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
40
µA
VCC = MAX, VIN = 2.7 V
mA
VCC = MAX, VIN = 7.0 V
– 0.4
– 0.8
mA
VCC = MAX, VIN = 0.4 V
– 100
mA
VCC = MAX
16
mA
VCC = MAX
0.1
0.2
IOS
V
74
I0, I1
E, S
Input LOW Current
I0, I1
E, S
V
54
Input HIGH Current
I0, I1
E, S
IIL
Test Conditions
Guaranteed Input HIGH Voltage for
All Inputs
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
tPLH
tPHL
Propagation Delay
Data to Output
9.0
9.0
14
14
ns
Figure 2
tPLH
tPHL
Propagation Delay
Enable to Output
13
14
20
21
ns
Figure 1
tPLH
tPHL
Propagation Delay
Select to Output
15
18
23
27
ns
Figure 2
VCC = 5.0 V
CL = 15 pF
AC WAVEFORMS
Figure 1
Figure 2
FAST AND LS TTL DATA
5-270
Case 751B-03 D Suffix
16-Pin Plastic
SO-16
-A-
"!
! "
"
! " # 1
%# ) ! !" $ !"
8
#! R X 45°
G
"
C
D M
K
"
!
!
-T-
!
) #!
P
! "
"
9
-B-
!
16
& J
F
!
Case 648-08 N Suffix
16-Pin Plastic
!
°
°
°
(
°
(
(
(
"!
! "
!
& -A-
"
! ' " "
! ' ! " # 16
9
1
8
! ! $
!
B
# ) "
! "
# ) !" $ !"
)
F
S
-T-
L
C
G
M
J
D "
Case 620-09 J Suffix
16-Pin Ceramic Dual In-Line
-A-
H
K
!
!
!
!
°
°
°
"!
! "
16
"
" "
L
C
$ " $
! " &
K
*
M
J G
D "
"
!
!
FAST AND LS TTL DATA
5-271
°
!
*
!
*
!
!
!
N
# ) !" $ !"
)
-T ) "
$
& 8
F
!
! ! " "
-B-
E
& 9
1
°
°
*
!
°
°
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
Copyright © 1988, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988
10
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
JM38510/07801BJA
ACTIVE
CDIP
J
24
1
Non-RoHS &
Non-Green
Call TI
N / A for Pkg Type
-55 to 125
JM38510/
07801BJA
M38510/07801BJA
ACTIVE
CDIP
J
24
1
Non-RoHS &
Non-Green
Call TI
N / A for Pkg Type
-55 to 125
JM38510/
07801BJA
SN54LS181J
ACTIVE
CDIP
J
24
1
Non-RoHS &
Non-Green
Call TI
N / A for Pkg Type
-55 to 125
SN54LS181J
SNJ54LS181J
ACTIVE
CDIP
J
24
1
Non-RoHS &
Non-Green
Call TI
N / A for Pkg Type
-55 to 125
SNJ54LS181J
SNJ54S181J
LIFEBUY
CDIP
J
24
TBD
Call TI
Call TI
-55 to 125
SNJ54S181J
SNJ54S181W
LIFEBUY
CFP
W
24
TBD
Call TI
Call TI
-55 to 125
SNJ54S181W
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
MECHANICAL DATA
MCDI004A – JANUARY 1995 – REVISED NOVEMBER 1997
J (R-GDIP-T**)
CERAMIC DUAL-IN-LINE PACKAGE
24 PINS SHOWN
B
13
24
C
1
12
0.065 (1,65)
0.045 (1,14)
Lens Protrusion (Lens Optional)
0.010 (0.25) MAX
0.175 (4,45)
0.140 (3,56)
0.090 (2,29)
0.060 (1,53)
A
Seating Plane
0.018 (0,46) MIN
24
PINS **
DIM
”A”
”B”
”C”
NARR
0.125 (3,18) MIN
0.022 (0,56)
0.014 (0,36)
0.100 (2,54)
0.012 (0,30)
0.008 (0,20)
28
WIDE
NARR
40
32
WIDE
NARR
WIDE
NARR
WIDE
MAX
0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85)
MIN
0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99)
MAX
1.265(32,13) 1.265(32,13) 1.465(37,21) 1.465(37,21) 1.668(42,37) 1.668(42,37) 2.068(52,53) 2.068(52,53)
MIN
1.235(31,37) 1.235(31,37) 1.435(36,45) 1.435(36,45) 1.632(41,45) 1.632(41,45) 2.032(51,61) 2.032(51,61)
MAX
0.541(13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19)
MIN
0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571(14,50)
4040084/C 10/97
NOTES: A.
B.
C.
D.
E.
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
This package can be hermetically sealed with a ceramic lid using glass frit.
Index point is provided on cap for terminal identification.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN54/74LS164
SERIAL-IN PARALLEL-OUT
SHIFT REGISTER
The SN54 / 74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the
LOW to HIGH transition of the clock. The device features an asynchronous
Master Reset which clears the register setting all outputs LOW independent of
the clock. It utilizes the Schottky diode clamped process to achieve high
speeds and is fully compatible with all Motorola TTL products.
•
•
•
•
•
•
SERIAL-IN PARALLEL-OUT
SHIFT REGISTER
LOW POWER SCHOTTKY
Typical Shift Frequency of 35 MHz
Asynchronous Master Reset
Gated Serial Data Input
Fully Synchronous Data Transfers
Input Clamp Diodes Limit High Speed Termination Effects
ESD > 3500 Volts
J SUFFIX
CERAMIC
CASE 632-08
14
1
CONNECTION DIAGRAM DIP (TOP VIEW)
VCC
14
Q7
13
Q6
12
Q5
11
Q4
10
MR
CP
9
8
N SUFFIX
PLASTIC
CASE 646-06
14
1
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
D SUFFIX
SOIC
CASE 751A-02
14
1
A
2
B
3
Q0
4
Q1
5
Q2
6
Q3
1
7
GND
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
PIN NAMES
LOADING (Note a)
LOW
HIGH
A, B
CP
MR
Q0 – Q7
Ceramic
Plastic
SOIC
Data Inputs
Clock (Active HIGH Going Edge) Input
Master Reset (Active LOW) Input
Outputs (Note b)
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.
LOGIC SYMBOL
1
2
8
A
LS164
B
8-BIT SHIFT REGISTER
CP
MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
9
3 4
5
6 10 11 12 13
VCC = PIN 14
GND = PIN 7
FAST AND LS TTL DATA
5-1
SN54/74LS164
LOGIC DIAGRAM
1
2
A
D
Q
D
CD
8
9
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
B
CD
CD
CD
CD
CD
CD
CD
CP
MR
VCC = PIN 14
GND = PIN 7
= PIN NUMBERS
Q0
Q1
3
4
Q2
Q3
Q4
Q5
Q6
Q7
5
6
10
11
12
13
FUNCTIONAL DESCRIPTION
Each LOW-to-HIGH transition on the Clock (CP) input shifts
data one place to the right and enters into Q0 the logical AND
of the two data inputs (A•B) that existed before the rising clock
edge. A LOW level on the Master Reset (MR) input overrides
all other inputs and clears the register asynchronously, forcing
all Q outputs LOW.
The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data
is entered serially through one of two inputs (A or B); either of
these inputs can be used as an active HIGH Enable for data
entry through the other input. An unused input must be tied
HIGH, or both inputs connected together.
MODE SELECT — TRUTH TABLE
OPERATING
MODE
Reset (Clear)
Shift
INPUTS
OUTPUTS
MR
A
B
Q0
Q1–Q7
L
X
X
L
L–L
H
H
H
H
I
I
h
h
I
h
I
h
L
L
L
H
q0 – q6
q0 – q6
q0 – q6
q0 – q6
L (l) = LOW Voltage Levels
H (h) = HIGH Voltage Levels
X = Don’t Care
qn = Lower case letters indicate the state of the referenced input or output one
qn = set-up time prior to the LOW to HIGH clock transition.
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
FAST AND LS TTL DATA
5-2
SN54/74LS164
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Min
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
Typ
Max
2.0
54
0.7
74
0.8
– 0.65
54
74
2.5
2.7
– 1.5
Unit
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
3.5
3.5
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
– 20
VCC = VCC MIN,
VIN = VIH or VIL
per Truth Table
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
–100
mA
VCC = MAX
27
mA
VCC = MAX
Max
Unit
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
25
36
fMAX
Maximum Clock Frequency
tPHL
Propagation Delay
MR to Output Q
24
36
ns
tPLH
tPHL
Propagation Delay
Clock to Output Q
17
21
27
32
ns
Max
Unit
Test Conditions
MHz
VCC = 5.0 V
CL = 15 pF
AC SETUP REQUIREMENTS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
tW
CP, MR Pulse Width
20
ns
ts
Data Setup Time
15
ns
th
Data Hold Time
5.0
ns
trec
MR to Clock Recovery Time
20
ns
FAST AND LS TTL DATA
5-3
Test Conditions
VCC = 5.0 V
SN54/74LS164
AC WAVEFORMS
*The shaded areas indicate when the input is permitted to change for predictable output performance.
I/fmax
1.3 V
MR
tW
1.3 V
CP
trec
tW
tPLH
tPHL
Q
1.3 V
1.3 V
1.3 V
1.3 V
CP
1.3 V
1.3 V
tPHL
CONDITIONS: MR = H
Q
Figure 1. Clock to Output Delays
and Clock Pulse Width
1.3 V
Figure 2. Master Reset Pulse Width,
Master Reset to Output Delay and
Master Reset to Clock Recovery Time
1/fmax
tW
1.3 V
CP
ts(H)
D
*
1.3 V
1.3 V
th(H)
1.3 V
ts(L)
1.3 V
1.3 V
Q
1.3 V
th(L)
1.3 V
1.3 V
Figure 3. Data Setup and Hold Times
FAST AND LS TTL DATA
5-4
1.3 V
SN54/74LS190
SN54/74LS191
PRESETTABLE BCD/DECADE
UP/DOWN COUNTERS
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTERS
The SN54 / 74LS190 is a synchronous UP/ DOWN BCD Decade (8421)
Counter and the SN54/ 74LS191 is a synchronous UP / DOWN Modulo-16
Binary Counter. State changes of the counters are synchronous with the
LOW-to-HIGH transition of the Clock Pulse input.
An asynchronous Parallel Load (PL) input overrides counting and loads the
data present on the Pn inputs into the flip-flops, which makes it possible to use
the circuits as programmable counters. A Count Enable (CE) input serves as
the carry / borrow input in multi-stage counters. An Up / Down Count Control
(U/D) input determines whether a circuit counts up or down. A Terminal Count
(TC) output and a Ripple Clock (RC) output provide overflow/underflow
indication and make possible a variety of methods for generating
carry / borrow signals in multistage counter applications.
•
•
•
•
•
•
•
•
PRESETTABLE BCD/ DECADE
UP/ DOWN COUNTERS
PRESETTABLE 4-BIT BINARY
UP/ DOWN COUNTERS
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
16
1
Low Power . . . 90 mW Typical Dissipation
High Speed . . . 25 MHz Typical Count Frequency
Synchronous Counting
Asynchronous Parallel Load
Individual Preset Inputs
Count Enable and Up/ Down Control Inputs
Cascadable
Input Clamp Diodes Limit High Speed Termination Effects
N SUFFIX
PLASTIC
CASE 648-08
16
1
D SUFFIX
SOIC
CASE 751B-03
16
CONNECTION DIAGRAM DIP (TOP VIEW)
1
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
LOGIC SYMBOL
PIN NAMES
CE
CP
U/D
PL
Pn
Qn
RC
TC
Ceramic
Plastic
SOIC
Count Enable (Active LOW) Input
Clock Pulse (Active HIGH going edge) Input
Up/Down Count Control Input
Parallel Load Control (Active LOW) Input
Parallel Data Inputs
Flip-Flop Outputs (Note b)
Ripple Clock Output (Note b)
Terminal Count Output (Note b)
LOADING (Note a)
HIGH
LOW
1.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
10 U.L.
10 U.L.
0.7 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
5 (2.5) U.L.
5 (2.5) U.L.
NOTES:
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
b. Temperature Ranges.
FAST AND LS TTL DATA
5-341
SN54/74LS190 • SN54/74LS191
STATE DIAGRAMS
LS190
#
" %
" #
" ⋅ ⋅ #
⋅ ⋅ ⋅ ⋅ #
LS191
⋅ ⋅ ⋅ ⋅ #
" ⋅ ⋅ ⋅ ⋅ #
%
#" #
#" %
LS190
LS191
LOGIC DIAGRAMS
#
!"
"
!"
!"
!"
DECADE COUNTER
LS190
$ #
!
FAST AND LS TTL DATA
5-342
SN54/74LS190 • SN54/74LS191
LOGIC DIAGRAMS (continued)
!
BINARY COUNTER
LS191
FAST AND LS TTL DATA
5-343
SN54/74LS190 • SN54/74LS191
FUNCTIONAL DESCRIPTION
The LS190 is a synchronous Up / Down BCD Decade
Counter and the LS191 is a synchronous Up / Down 4-Bit
Binary Counter. The operating modes of the LS190 decade
counter and the LS191 binary counter are identical, with the
only difference being the count sequences as noted in the
state diagrams. Each circuit contains four master / slave
flip-flops, with internal gating and steering logic to provide
individual preset, count-up and count-down operations.
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset to any desired number.
When the Parallel Load (PL) input is LOW, information present
on the Parallel Data inputs (P0 – P3) is loaded into the counter
and appears on the Q outputs. This operation overrides the
counting functions, as indicated in the Mode Select Table.
A HIGH signal on the CE input inhibits counting. When CE is
LOW, internal state change are initiated synchronously by the
LOW-to-HIGH transition of the clock input. The direction of
counting is determined by the U/D input signal, as indicated in
the Mode Select Table. When counting is to be enabled, the
CE signal can be made LOW when the clock is in either state.
However, when counting is to be inhibited, the LOW-to-HIGH
CE transition must occur only while the clock is HIGH.
Similarly, the U / D signal should only be changed when either
CE or the clock is HIGH.
Two types of outputs are provided as overflow/underflow
indicators. The Terminal Count (TC) output is normally LOW
and goes HIGH when a circuit reaches zero in the count-down
mode or reaches maximum (9 for the LS190, 15 for the LS191)
in the count-up mode. The TC output will then remain HIGH
until a state change occurs, whether by counting or presetting
or until U / D is changed. The TC output should not be used as
a clock signal because it is subject to decoding spikes.
The TC signal is also used internally to enable the Ripple
Clock (RC) output. The RC output is normally HIGH. When CE
is LOW and TC is HIGH, the RC output will go LOW when the
clock next goes LOW and will stay LOW until the clock goes
HIGH again. This feature simplifies the design of multi-stage
counters, as indicated in Figures a and b. In Figure a, each RC
output is used as the clock input for the next higher stage. This
configuration is particularly advantageous when the clock
source has a limited drive capability, since it drives only the
first stage. To prevent counting in all stages it is only necessary
to inhibit the first stage, since a HIGH signal on CE inhibits the
RC output pulse, as indicated in the RC Truth Table. A
disadvantage of this configuration, in some applications, is the
timing skew between state changes in the first and last stages.
This represents the cumulative delay of the clock as it ripples
through the preceding stages.
A method of causing state changes to occur simultaneously
in all stages is shown in Figure b. All clock inputs are driven in
parallel and the RC outputs propagate the carry / borrow
signals in ripple fashion. In this configuration the LOW state
duration of the clock must be long enough to allow the
negative-going edge of the carry / borrow signal to ripple
through to the last stop before the clock goes HIGH. There is
no such restriction on the HIGH state duration of the clock,
since the RC output of any package goes HIGH shortly after its
CP input goes HIGH.
The configuration shown in Figure c avoids ripple delays
and their associated restrictions. The CE input signal for a
given stage is formed by combining the TC signals from all the
preceding stages. Note that in order to inhibit counting an
enable signal must be included in each carry gate. The simple
inhibit scheme of Figures a and b doesn’t apply, because the
TC output of a given stage is not affected by its own CE.
MODE SELECT TABLE
RC TRUTH TABLE
INPUTS
INPUTS
CE
TC*
CP
RC
OUTPUT
L
H
X
H
X
L
X
X
H
H
MODE
PL
CE
U/D
H
H
L
H
L
L
X
H
L
H
X
X
CP
X
X
Count Up
Count Down
Preset (Asyn.)
No Change (Hold)
* TC is generated internally
L = LOW Voltage Level
H = HIGH Voltage Level
X = Don’t Care
= LOW-to-HIGH Clock Transition
= LOW Pulse
FAST AND LS TTL DATA
5-344
SN54/74LS190 • SN54/74LS191
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Min
Parameter
Typ
54
0.7
74
0.8
– 0.65
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
– 1.5
Test Conditions
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input LOW Voltage for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
60
µA
VCC = MAX, VIN = 2.7 V
mA
VCC = MAX, VIN = 7.0 V
– 0.4
– 1.2
mA
VCC = MAX, VIN = 0.4 V
– 100
mA
VCC = MAX
35
mA
VCC = MAX
Other Inputs
CE
Input LOW Current
Other Inputs
CE
Unit
2.0
Input HIGH Current
Other Inputs
CE
IIL
Max
0.1
0.3
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
FAST AND LS TTL DATA
5-345
SN54/74LS190 • SN54/74LS191
AC CHARACTERISTICS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
20
25
Max
Unit
fMAX
Maximum Clock Frequency
tPLH
tPHL
Propagation Delay,
PL to Output Q
22
33
33
50
ns
tPLH
tPHL
Data to Output Q
20
27
32
40
ns
tPLH
tPHL
Clock to RC
13
16
20
24
ns
tPLH
tPHL
Clock to Output Q
16
24
24
36
ns
tPLH
tPHL
Clock to TC
28
37
42
52
ns
tPLH
tPHL
U / D to RC
30
30
45
45
ns
tPLH
tPHL
U / D to TC
21
22
33
33
ns
tPLH
tPHL
CE to RC
21
22
33
33
ns
Max
Unit
Test Conditions
MHz
VCC = 5.0 V
CL = 15 pF
AC SETUP REQUIREMENTS (TA = 25°C)
Limits
Symbol
Parameter
Min
Typ
tW
CP Pulse Width
25
ns
tW
PL Pulse Width
35
ns
ts
Data Setup Time
20
ns
th
Data Hold Time
5.0
ns
trec
Recovery Time
40
ns
Test Conditions
VCC = 5.0 V
DEFINITIONS OF TERMS
SETUP TIME (ts) is defined as the minimum time required for
the correct logic level to be present at the logic input prior to the
clock transition from LOW-to-HIGH in order to be recognized
and transferred to the outputs.
HOLD TIME (th) is defined as the minimum time following the
clock transition from LOW-to-HIGH that the logic level must be
maintained at the input in order to ensure continued recogni-
tion. A negative HOLD TIME indicates that the correct logic
level may be released prior to the clock transition from LOWto-HIGH and still be recognized.
RECOVERY TIME (trec) is defined as the minimum time
required between the end of the reset pulse and the clock
transition from LOW-to-HIGH in order to recognize and
transfer HIGH data to the Q outputs.
FAST AND LS TTL DATA
5-346
SN54/74LS190 • SN54/74LS191
DIRECTION
CONTROL
U/D
RC
U/D
RC
U/D
ENABLE
CE
CE
CE
CLOCK
CP
CP
CP
RC
Figure a. n-Stage Counter Using Ripple Clock
DIRECTION
CONTROL
U/D
ENABLE
RC
U/D
RC
U/D
CE
CE
CE
CP
CP
CP
RC
CLOCK
Figure b. Synchronous n-Stage Counter Using Ripple Carry / Borrow
DIRECTION
CONTROL
ENABLE
U/D
U/D
U/D
CE
CE
CE
CP
TC
CP
TC
CP
TC
CLOCK
Figure c. Synchronous n-Stage Counter with Parallel Gated Carry / Borrow
FAST AND LS TTL DATA
5-347
SN54/74LS190 • SN54/74LS191
AC WAVEFORMS
%
%
%
Figure 2
!
%
%
%
!
%
Figure 1
!
%
%
%
!
NOTE: PL = LOW
Figure 3
Figure 4
!
%
%
%$
%#
%
%$
!
* The shaded areas indicate when the input is permitted
* to change for predictable output performance
Figure 5
%
%
%
%
Figure 6
%$
%$
%
"! &
Figure 8
FAST AND LS TTL DATA
5-348
'
Figure 7
%
Case 751B-03 D Suffix
16-Pin Plastic
SO-16
-A-
"!
! "
"
! " # 1
%# ) ! !" $ !"
8
#! R X 45°
G
"
C
D M
K
"
!
!
-T-
!
) #!
P
! "
"
9
-B-
!
16
& J
F
!
Case 648-08 N Suffix
16-Pin Plastic
!
°
°
°
(
°
(
(
(
"!
! "
!
& -A-
"
! ' " "
! ' ! " # 16
9
1
8
! ! $
!
B
# ) "
! "
# ) !" $ !"
)
F
S
-T-
L
C
G
M
J
D "
Case 620-09 J Suffix
16-Pin Ceramic Dual In-Line
-A-
H
K
!
!
!
!
°
°
°
"!
! "
16
"
" "
L
C
$ " $
! " &
K
*
M
J G
D "
"
!
!
FAST AND LS TTL DATA
5-349
°
!
*
!
*
!
!
!
N
# ) !" $ !"
)
-T ) "
$
& 8
F
!
! ! " "
-B-
E
& 9
1
°
°
*
!
°
°
SN54/74LS192
SN54/74LS193
PRESETTABLE BCD/DECADE
UP/DOWN COUNTER
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTER
PRESETTABLE BCD / DECADE
UP/ DOWN COUNTER
PRESETTABLE 4-BIT BINARY
UP/ DOWN COUNTER
The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the
SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate
Count Up and Count Down Clocks are used and in either counting mode the
circuits operate synchronously. The outputs change state synchronous with
the LOW-to-HIGH transitions on the clock inputs.
Separate Terminal Count Up and Terminal Count Down outputs are
provided which are used as the clocks for a subsequent stages without extra
logic, thus simplifying multistage counter designs. Individual preset inputs
allow the circuits to be used as programmable counters. Both the Parallel
Load (PL) and the Master Reset (MR) inputs asynchronously override the
clocks.
•
•
•
•
•
•
•
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 620-09
16
1
Low Power . . . 95 mW Typical Dissipation
High Speed . . . 40 MHz Typical Count Frequency
Synchronous Counting
Asynchronous Master Reset and Parallel Load
Individual Preset Inputs
Cascading Circuitry Internally Provided
Input Clamp Diodes Limit High Speed Termination Effects
16
1
CONNECTION DIAGRAM DIP (TOP VIEW)
VCC
16
P0
15
MR
14
TCD
13
TCU
12
PL
11
P2
10
N SUFFIX
PLASTIC
CASE 648-08
D SUFFIX
SOIC
CASE 751B-03
16
P3
9
1
ORDERING INFORMATION
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
1
P1
2
Q1
3
Q0
4
CPD
5
CPU
6
Q2
7
Q3
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
8
GND
LOGIC SYMBOL
11
PIN NAMES
CPU
CPD
MR
PL
Pn
Qn
TCD
TCU
Ceramic
Plastic
SOIC
15
1
10
9
LOADING (Note a)
Count Up Clock Pulse Input
Count Down Clock Pulse Input
Asynchronous Master Reset (Clear) Input
Asynchronous Parallel Load (Active LOW) Input
Parallel Data Inputs
Flip-Flop Outputs (Note b)
Terminal Count Down (Borrow) Output (Note b)
Terminal Count Up (Carry) Output (Note b)
HIGH
LOW
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
10 U.L.
10 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
5 (2.5) U.L.
5 (2.5) U.L.
NOTES:
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
b. Temperature Ranges.
FAST AND LS TTL DATA
5-1
PL
5
CPU
4
CPD
P0 P1 P2
P3
TCU
12
TCD
13
MR Q0 Q1 Q2 Q3
14
3
2
6
VCC = PIN 16
GND = PIN 8
7
SN54/74LS192 • SN54/74LS193
STATE DIAGRAMS
0
1
2
3
4
15
5
14
6
LS192 LOGIC EQUATIONS
FOR TERMINAL COUNT
0
TCU = Q0 ⋅ Q3 ⋅ CPU
TCD = Q0 ⋅ Q1 ⋅ Q2 ⋅ Q3 ⋅ CPD
1
2
3
4
15
5
14
6
13
7
LS193 LOGIC EQUATIONS
FOR TERMINAL COUNT
13
7
12
11
10
9
TCU = Q0 ⋅ Q1⋅ Q2⋅ Q3 ⋅ CPU
TCD = Q0 ⋅ Q1 ⋅ Q2 ⋅ Q3 ⋅ CPD
12
8
11
10
COUNT UP
COUNT DOWN
LS192
9
8
LS193
LOGIC DIAGRAMS
P0
PL
(LOAD)
CPU
(UP COUNT)
11
P1
15
P3
9
5
SD
SD
Q
T
SD
Q
T
CD Q
CPD
(DOWN
COUNT)
MR
(CLEAR)
P2
10
1
SD
Q
T
CD Q
VCC = PIN 16
GND = PIN 8
= PIN NUMBERS
CD Q
TCD
(BORROW
OUTPUT)
CD Q
6
2
Q1
7
Q2
LS192
FAST AND LS TTL DATA
5-2
13
Q
14
Q0
TCU
(CARRY
OUTPUT)
T
4
3
12
Q3
SN54/74LS192 • SN54/74LS193
LOGIC DIAGRAMS (continued)
P0
PL
(LOAD)
CPU
(UP COUNT)
11
P1
15
P2
P3
10
1
9
5
12
SD
SD
Q
T
SD
Q
T
CD Q
SD
Q
T
CD Q
Q
T
CD Q
CD Q
13
CPD
(DOWN
COUNT)
MR
(CLEAR)
4
14
3
6
2
Q0
Q1
7
Q2
LS193
VCC = PIN 16
GND = PIN 8
= PIN NUMBERS
FAST AND LS TTL DATA
5-3
TCU
(CARRY
OUTPUT)
Q3
TCD
(BORROW
OUTPUT)
SN54/74LS192 • SN54/74LS193
FUNCTIONAL DESCRIPTION
The LS192 and LS193 are Asynchronously Presettable
Decade and 4-Bit Binary Synchronous UP / DOWN (Reversable) Counters. The operating modes of the LS192 decade
counter and the LS193 binary counter are identical, with the
only difference being the count sequences as noted in the
State Diagrams. Each circuit contains four master/slave
flip-flops, with internal gating and steering logic to provide
master reset, individual preset, count up and count down
operations.
Each flip-flop contains JK feedback from slave to master
such that a LOW-to-HIGH transition on its T input causes the
slave, and thus the Q output to change state. Synchronous
switching, as opposed to ripple counting, is achieved by
driving the steering gates of all stages from a common Count
Up line and a common Count Down line, thereby causing all
state changes to be initiated simultaneously. A LOW-to-HIGH
transition on the Count Up input will advance the count by one;
a similar transition on the Count Down input will decrease the
count by one. While counting with one clock input, the other
should be held HIGH. Otherwise, the circuit will either count by
twos or not at all, depending on the state of the first flip-flop,
which cannot toggle as long as either Clock input is LOW.
The Terminal Count Up (TCU) and Terminal Count Down
(TCD) outputs are normally HIGH. When a circuit has reached
the maximum count state (9 for the LS192, 15 for the LS193),
the next HIGH-to-LOW transition of the Count Up Clock will
cause TCU to go LOW. TCU will stay LOW until CPU goes
HIGH again, thus effectively repeating the Count Up Clock,
but delayed by two gate delays. Similarly, the TCD output will
go LOW when the circuit is in the zero state and the Count
Down Clock goes LOW. Since the TC outputs repeat the clock
waveforms, they can be used as the clock input signals to the
next higher order circuit in a multistage counter.
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset. When the Parallel Load
(PL) and the Master Reset (MR) inputs are LOW, information
present on the Parallel Data inputs (P0, P3) is loaded into the
counter and appears on the outputs regardless of the
conditions of the clock inputs. A HIGH signal on the Master
Reset input will disable the preset gates, override both Clock
inputs, and latch each Q output in the LOW state. If one of the
Clock inputs is LOW during and after a reset or load operation,
the next LOW-to-HIGH transition of that Clock will be
interpreted as a legitimate signal and will be counted.
MODE SELECT TABLE
MR
PL
CPU
CPD
H
L
L
L
L
X
L
H
H
H
X
X
H
X
X
H
H
H
L = LOW Voltage Level
H = HIGH Voltage Level
X = Don’t Care
= LOW-to-HIGH Clock Transition
FAST AND LS TTL DATA
5-4
MODE
Reset (Asyn.)
Preset (Asyn.)
No Change
Count Up
Count Down
SN54/74LS192 • SN54/74LS193
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
– 55
0
25
25
125
70
°C
IOH
Output Current — High
54, 74
– 0.4
mA
IOL
Output Current — Low
54
74
4.0
8.0
mA
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
S b l
Symbol
Min
P
Parameter
VIH
Input HIGH Voltage
VIL
Input LOW Voltage
VIK
Input Clamp Diode Voltage
VOH
Output HIGH Voltage
VOL
Output LOW Voltage
IIH
Input HIGH Current
IIL
Input LOW Current
IOS
Short Circuit Current (Note 1)
ICC
Power Supply Current
Typ
Max
U i
Unit
2.0
54
0.7
74
0.8
– 0.65
– 1.5
T
Test
C
Conditions
di i
V
Guaranteed Input HIGH Voltage for
All Inputs
V
Guaranteed Input
p LOW Voltage
g for
All Inputs
V
VCC = MIN, IIN = – 18 mA
54
2.5
3.5
V
74
2.7
3.5
V
VCC = MIN,, IOH = MAX,, VIN = VIH
or VIL per Truth Table
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
54, 74
0.25
0.4
V
IOL = 4.0 mA
74
0.35
0.5
V
IOL = 8.0 mA
20
µA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
– 0.4
mA
VCC = MAX, VIN = 0.4 V
– 100
mA
VCC = MAX
34
mA
VCC = MAX
– 20
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C)
Limits
S b l
Symbol
P
Parameter
Min
Typ
25
32
Max
U i
Unit
fMAX
Maximum Clock Frequency
tPLH
tPHL
CPU Input to
TCU Output
17
18
26
24
ns
tPLH
tPHL
CPD Input to
TCD Output
16
15
24
24
ns
tPLH
tPHL
Clock to Q
27
30
38
47
ns
tPLH
tPHL
PL to Q
24
25
40
40
ns
tPHL
MR Input to Any Output
23
35
ns
MHz
FAST AND LS TTL DATA
5-5
T
Test
C
Conditions
di i
50V
VCC = 5.0
CL = 15 pF
SN54/74LS192 • SN54/74LS193
AC SETUP REQUIREMENTS (TA = 25°C)
Limits
S b l
Symbol
P
Parameter
Min
Typ
Max
U i
Unit
tW
Any Pulse Width
20
ns
ts
Data Setup Time
20
ns
th
Data Hold Time
5.0
ns
trec
Recovery Time
40
ns
T
Test
C
Conditions
di i
VCC = 5
5.0
0V
DEFINITIONS OF TERMS
SETUP TIME (ts) is defined as the minimum time required for
the correct logic level to be present at the logic input prior to the
PL transition from LOW-to-HIGH in order to be recognized and
transferred to the outputs.
tion. A negative HOLD TIME indicates that the correct logic
level may be released prior to the PL transition from
LOW-to-HIGH and still be recognized.
RECOVERY TIME (trec) is defined as the minimum time
required between the end of the reset pulse and the clock
transition from LOW-to-HIGH in order to recognize and
transfer HIGH data to the Q outputs.
HOLD TIME (th) is defined as the minimum time following the
PL transition from LOW-to-HIGH that the logic level must be
maintained at the input in order to ensure continued recogni-
FAST AND LS TTL DATA
5-6
SN54/74LS192 • SN54/74LS193
AC WAVEFORMS
tW
1.3 V
CPU or CPD
tPHL
Q
1.3 V
tPLH
1.3 V
1.3 V
Figure 1
CPU or CPD
Pn
1.3 V
tPHL
tPLH
tPHL
TCU or TCD
1.3 V
Qn
1.3 V
tPLH
1.3 V
NOTE: PL = LOW
Figure 2
Figure 3
1.3 V
Pn
PL
1.3 V
tw
1.3 V
CPU or CPD
tPHL
tPLH
tPHL
1.3 V
Qn
Figure 4
Figure 5
1.3 V
1.3 V
th(H)
ts(H)
ts(L)
th(L)
Q=P
1.3 V
MR
1.3 V
PL
Qn
1.3 V
Q
Pn
trec
tW
PL 1.3 V
tW
trec
1.3 V
CPU or CPD
Q=P
tPHL
* The shaded areas indicate when the input is permitted
* to change for predictable output performance
Q
Figure 6
1.3 V
Figure 7
FAST AND LS TTL DATA
5-7