Master Class on
“Embedded C “
Programming
DAY 1/30
mk
Why 30 Days Challenge?
SKILL SET + MINDSET
What you will learn on this 30 Days
What you will learn on this 30 Days
What you will learn on this 30 Days
Are you Ready to learn?
About Pantech Prolabs India Pvt Ltd






Started in the Year 2004
Lab equipments and Sensor Interface
Manufacturer of Brainsense EEG Headset
Reconfigurable Algorithms on AI
Manufacture of AI development Boards
Power electronics, Fuel cell and Renewable Energy trainers
Vision
To help 10 Million students around the
globe to learn technology in a easy way
www.pantechsolutions.net
About me
My Primary Expertise
Microcontroller Architecture: 8051,PIC,AVR,ARM,MSP430,PSOC3
DSP Architecture: Blackfin,C2000,C6000,21065L Sharc
FPGA: Spartan,Virtex,Cyclone
Image Processing Algorithms: Image/Scene Recognition, Machine Learning, Computer Vision, Deep Learning,
Pattern Recognition, Object Classification ,Image Retrieval, Image enhancement and denoising.
Neural Networks : SVM,RBF,BPN
Cryptography :RSA,DES,3DES,Ellipti curve,Blowfish,Diffe Hellman
Compilers: Keil,Visual DSP++,CCS, Xilinx Platform studio,ISE, Matlab, Open CV
https://www.linkedin.com/in/jeevarajan/
www.pantechsolutions.net
Announcement
 Attendance Link at anytime of the session.
 Minimum attendance required for an E-Certificate is 25 Days. Attendance
link will be closed at the end of the event.
 For Internship Candidates no attendance required ,it will be accessed from
the LMS Portal. (learn.pantechsolutions.net)
 Recorded Video Streaming for LAB classes to improve Learning
Experience or if I am not able to present on Live.
 PPT in facebook group and Telegram Group
 Source code and projects available download only for Internship canditates
Mindset Lesson for the Day
• Have a Definite Goal. Goal without Deadline is a
dream.
• Prepare a Goal Card
www.pantechsolutions.net
For learning hub visit learn.pantechsolutions.net
Introduction to Embedded C
Day 1
What is an Embedded System ?
It is a combination of MP/MC based Hardware and
Software with some mechanical parts to perform a
Specific task is called Embedded System
Desktop Vs Embedded System
Eg: printer,mouse,refrigerator
What is Program?
A Program is a series of Instructions that Cause
a Computer or a Microcontroller to perform a
Particular Task.

It also contains data and Various Memory
addresses on which the Instructions work to Perform
a Specific Task.

Programming languages in
Embedded Systems





C and C++ ( most widely used )
Rust
Assembly
Java
Python
Types of Processors and Controllers
Texas,analog
DSP
devices,Motorolla,,
devices,Motorolla
Dallas,philips
Renesas,freescale,
Texas,Microchip
Microprocessors/
Microcontrollers (8/16/32)
CPLD/FPGA
Xilinx,Altera
Lattice,Actel
GENERAL PURPOSE
PROCESSORS
(CPU Vs GPU)
Intel,AMD,Nvidia
SOC
ASIC
INTEL
QUALCOMM
BROADCOMM
Microprocessor Basic
CONTROL
ADDRESS
CPU
BOOT
ROM
Used at
startup
Instruction
(program)
ROM
Data
RAM
Microprocessor, must have external peripherals to
Interact with outside.
Transducers
Keyboard
Screen
UART
Parallel
interface
etc
Micro controller
CPU
Basic Features of DSPs
Digital Signal Processor is mathematics on chip.
 DSPs usually run applications with hard real-time constraints:
 DSPs usually process infinite continuous data streams.
MAC Capability
DSP processors are microprocessors designed for efficient
mathematical manipulation of digital signals.
Why do we need DSP processors?
•
•
•
Microcontrollers are control oriented ,DSP are data path oriented
Use a GPP processor when the following are required:
– Large memory.
– Advanced operating systems.
Use a DSP processor when the following are required:
 Precision
 Cost saving.
 Smaller size.
 Low power consumption.
 Processing of signals in real-time.
CPLD Vs FPGA
CPLD Architecture
Logic blocks

I/O blocks
Clock routing
Routing matrix
FPGA Architecture
Logic blocks
I/O blocks
Clock routing
Routing matrix
Memory
Multipliers /DSP blocks
Processor core
DSP Vs FPGA
When to use DSP in FPGA
 Higher Performance
Parallel algorithm implementation
 Customizable Design
Optimize for speed and cost
 System Integration
Less board real estate
Less chips could mean less system cost
Traditional embedded system design
using DSP
Ethernet
MAC
Audio
Codec
Power Supply
CLK
CLK
Interrupt
Controller
GP I/O
Address
Decode
Unit
CLK
SRAM
Memory
Controller
SRAM
SRAM
CPU
(uP / DSP)
SDRAM
CoProc.
SDRAM
Timer
UART
custom
IF-logic
Display
Controller
L
C
Next Step...
Ethernet
MAC
Audio
FPGA Codec
Power Supply
CLK
CLK
Interrupt
Controller
GP I/O
Address
Decode
Unit
CLK
SRAM
Memory
Controller
SRAM
SRAM
CPU
(uP / DSP)
SDRAM
CoProc.
SDRAM
Timer
UART
custom
IF-logic
Display
Controller
L
C
Configurable system on Chip-CSoC
Audio
Codec
EPROM
Power Supply
L
C
SRAM
SRAM
SRAM
SDRAM
SDRAM
Multicore Processor -SoC
2 or More Independent Processors in 1 Package
Symmetric Multiprocessing
 Number of Identical Processors
 Common Shared Memory
 One Operating System
Asymmetric Multiprocessing
 Different Processors, Instruction Sets
 Different Operating Systems
 Possibly Without Shared Memory
AMP-TI OMAP
Processors Need Not be Identical
Processor Specialization May Increase Performance.
T.I.’s OMAP•General Purpose Processor+Digital Signal Processor(“DSP”)
How FPGA Is Different From ASICs
•
ASIC (Application-Specific Integrated
Circuit)
–
–
–
•
Special chip purpose-built for an application
E.g., ASIC bitcoin miner, Intel neural network
accelerator
Function cannot be changed once expensively built
+ FPGAs can be field-programmed
–
–
Function can be changed completely whenever
FPGA fabric emulates custom circuits
Comparison
Cost
Performance
Embedded Development Life Cycle
Compiler
Networking
Protocols
RTOSs
SW SELECTION
Java
Support
Graphics
Support
Project
& Code
Mgmt.
RTOS
Simulation
Rapid
Prototyping
Real-time
Data
Visualization
Semiconductor
Co-funded
Development
CPU
Profiling
Postmortem
Debug
SW DEVELOPMENT
INTEGRATION
HW SELECTION
Memory
Leak
Detection
TESTING & TUNING
DEPLOYMENT
HW DEVELOPMENT
Board
Bring-Up
Board
Diagnostics &
Manufacturing
Test
Sourcelevel
Debugging
Real-time
System
Analysis &
Triggering
Hardware
Coverage
© 2008 Pantech Solutions™ | All rights reserved
Execution
Tracing
Code
Coverage
Analysis
In-field
Debugging
LIST OF IDE
Recap Of Day 1





Definition of Embedded System
Definition of a Program and List
Difference between uP/uC/DSP/FPGA/SOC
Embedded Development Life Cycle
List of IDE
999 RS
Combo Offer
Embedded System Design & IOT
Master Class(30 Days)
● 8051 Architecture (5 Days)
● PIC Architecture(5 Days)
● ARM7-LPC2148(5 Days)
● LPC4088 CortexM4(5 Days)
● NodeMCU(5 Days)
● 5+ Projects
IOT Master Class(30 Days)
● Basics of IoT
● Thingspeak
● AWS
● Microsoft Azure
● 5+Projects
PCB Design Master Class(12 Days)
 Introduction to Schematic Capture
 Introduction to Allegro and Footprint Creation
 Importing Schematics in allegro ,Placement and route
 Gerber Creation, BOM, PDF
 How to Design a 8051 Microcontroller Board
Today only Offer
Launching Warrior Way JOB Guarantee
Bundle
19 Courses
JOB Assistance
300 + Projects
Intensive Hackathon Live session
From Scratch
Live session on every Saturday
Interview Questions
JOB Posting
19 Internship Certificate
2 year validity
Soft Skill Courses
FESTIVE OFFER – Data Science + Embedded system Job Assistance Program - ( Warriors
Way Gold Membership )
Total Value
₹115000
OFFER
₹7,999
Q&A
Thank You