Uploaded by Stefan Bifolchi

Logic Circuits Assignment 3

advertisement
①
I
01
1
10
I
0
1
10
11
01
11
11
1010
-1+110-1
11
°
18
01
o
,
o
I
1011
(101112--123)
°
°
/
,o
1
°
0
0
0
I
1
1
②
a)
c)
b)
i
O
:
o
i
O
i
ai
é
i
:
o
i
:
o
i
l
o
O
•
"
330
O
O
O
O
O
,
O
O
"
o
O
!!!!!;
O
1
"
°
O
,
O
°
O
O
OG
I
O
I
1
O
O
O
t
O
-
i
-
z
÷
9
④
I
1-
,
:
1-
Azaz -1^-0=1011
It is not
a
valid
BCD
( Il )
=
,o
code
⑤
So
5
,
0
*
O
l
0
I
0
l
(
I
O
0
0
I
f
O
O
I
0
I
I
0
0
IT
-01M£
Do
O
0
Dz
D,
Ds
I
0
Di
0
0
I
Dz
/
O
Do
110
o
D
,
I
0
l
l
0
Dz
Ds
Do
⑥
-
0010
2
00
6
4
10
01
01
00
0100
0110
1000
8
10
1000
<
START OF
SEQUENCE
DATA
SELECT
.
INPUTS
-
i
A Az -1
>
to
ti
,
Ao
0000
000
I
00
I
0
f
O
O
l
l
t
0
I
00
ts
01
to
O
t>
O
to
I
000
f,
I
00
,
to
I
l
l
O
l
l
l
I
0
I
01
I
1- iz
l
l
0
0
tis
I
1
O
l
ti
I
1
I
0
1
I
ti
,
,
tis
1
I
1
1
1
s
r
0
00
0
I
0
0
I
0
0
0
O
0
l
l
0
I
l
O
I
00
0
tz
,
0
l
0
O
0
I
0
0
l
0
0
⑦
f. I
i
⑧
l
l
l
t
I
0
I
0
I
0
I
1
O
:
I
1
l
Q
:*
:O
I
0
O
0
I
:
"
l
l
I
0
I
0
I
0
O
O
l
l
l
l
0
I
I
0
0
I
I
0
CLK
¥
i
Ot
①
I
☐
l
l
1
O
0
0
O
O
I
l
l
l
I
1
l
0
I
1
I
0
00
1
"
"
"
00
O
¥7m
i.
"
"
O
1
⑨
"
Q
④
:
Q
①
configuration
The
signal
as
a
of
Q
one
is
edge
of this
divider
flip-flop
( BY 2)
fed back into
of the clock
.
it to
allows
This
is
function
because the
D and switches
signal ( positive
or
only
inverse
on
negative)
.
:
:
:
:
;
O
O
O
O
O
O
O
O
①
LET
Re×t=390kR
1-
0.5s
-
w
fw=I
CEXT
.
I
→
51408ns
RE✗T( Ext
b- ✗ 108ns
=
1 /
✗
.
390hr
1.166×10-6
Cext ⇐ 1.2µF
⑤
R ,+2Rz=
¥4
36000
=
R
12,1-2122=36000
R,
+
Ra
=
+
,
R
,
Rz
+2122=008
0.8
36000
+122=28800
R,
R -28800
-
,
Let
Rz⇐6.8kR
solve for R
Rz
R -28800-6.81×52--22.1=52
,
→
,
R ,=22kR
,
22k +6.8k
221<+2×6.86
Rz=6.8kR
✗
100%
=
80.899%
Download