# CMOS Digital VLSI Design - - Unit 10 - Week 8

```3/16/2020
CMOS Digital VLSI Design - - Unit 10 - Week 8
X
(https://swayam.gov.in)
(https://swayam.gov.in/nc_details/NPTEL)
[email protected] 
NPTEL (https://swayam.gov.in/explorer?ncCode=NPTEL) &raquo; CMOS Digital VLSI Design (course)
Announcements (announcements)
Progress (student/home)
Mentor (student/mentor)
Unit 10 - Week 8
Course
outline
Assignment 8
How does an
NPTEL online
course work?
Assignment not submitted
How to access
the portal?
Week 1
Week 2
Week 3
Due date: 2020-03-25, 23:59 IST.
1) Under negative clock skew, does the performance of a register with combinational block in
terms of maximum frequency of operation
1 point
Improves
No-change
Not able to deduce the result due to lack of information
2) When the clock and the data path are in the same direction
1 point
Negative Skew is observed
Positive Skew is observed
Week 4
Week 5
Week 6
Week 7
No skew is observed
Both positive as well as negative skew are possible depending on the delay of the input signal
3) If tjitter is the jitter period, then the total time available to complete a combinational operation 1 point
is
tjitter
tjitter/2
Week 8
2 tjitter
https://onlinecourses.nptel.ac.in/noc20_ee29/unit?unit=62&amp;assessment=80
1/3
3/16/2020
Clocking
Strategies for
Sequential
Design-IV (unit?
unit=62&amp;lesson=63)
Sequential
Logic Design –
IX (unit?
unit=62&amp;lesson=64)
Clocking
Strategies for
Sequential
Design-V (unit?
unit=62&amp;lesson=65)
Concept of
Memory and its
Designing-I
(unit?
unit=62&amp;lesson=66)
Concept of
Memory and its
Designing-II
(unit?
unit=62&amp;lesson=67)
Quiz :
Assignment 8
(assessment?
name=80)
Text Transcripts
VIDEOS
FEEDBACK
CMOS Digital VLSI Design - - Unit 10 - Week 8
4 tjitter
4) Matched interconnect paths will help to reduce
1 point
Skew
Jitter
Skew and Jitter
None of the these
5) In a pipelined architecture, if there are three block which are pipelined the operating
frequency is
1 point
Increases by three times
Decreases by three times
Increases by one and half times
Decreases by one and half times
6) In a latch based clocking, if TCLK is the time period of the master clock, then the amount of 1 point
time allotted for combinational computation is
TCLK
TCLK/2
2 TCLK
No relation exists
7) For an edge triggered clock, the sampling of a data is done at
1 point
Rising edge
falling edge
none
Both
8) For
a self-timed Adder circuit, the generation signals are passed through1 point
which gate
TG
PTL
None
Deep threshold devices
9) The difference in timing between Read Request and the moment is available at the output is 1 point
defined as
Write Access Time
Write Cycle Time
10)In a 6T SRAM cell, the ratio of Pull-up to Pull-down is approximately
https://onlinecourses.nptel.ac.in/noc20_ee29/unit?unit=62&amp;assessment=80
1 point
2/3
3/16/2020
CMOS Digital VLSI Design - - Unit 10 - Week 8
10
20
30
40
You may submit any number of times before the due date. The final submission will be considered