Europäisches Patentamt
(19)
European Patent Office
*EP001163622B1*
Office européen des brevets
(11)
EP 1 163 622 B1
EUROPEAN PATENT SPECIFICATION
(12)
(45) Date of publication and mention
(51) Int Cl.7:
of the grant of the patent:
19.05.2004 Bulletin 2004/21
G06J 1/00
(86) International application number:
PCT/GB2000/001133
(21) Application number: 00912802.6
(87) International publication number:
(22) Date of filing: 24.03.2000
WO 2000/057342 (28.09.2000 Gazette 2000/39)
(54) INTERFACE CIRCUIT
SCHNITTSTELLE
CIRCUIT D’INTERFACE
(84) Designated Contracting States:
(72) Inventors:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
(30) Priority: 24.03.1999 GB 9906661
(43) Date of publication of application:
19.12.2001 Bulletin 2001/51
(73) Proprietor: Dowen, Brett Leslie
• DOWEN, Brett Leslie
Lichfield WS14 9SL (GB)
• CLARKE, Simon Brooks
Handsacre, Rugeley, Staffs WS15 4DR (GB)
(74) Representative: Skinner, Michael Paul et al
c/o Swindell & Pearson
48 Friar Gate
Derby DE1 1GY (GB)
Lichfield WS14 9SL (GB)
(56) References cited:
EP 1 163 622 B1
FR-A- 2 637 396
US-A- 5 107 146
Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give
notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in
a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art.
99(1) European Patent Convention).
Printed by Jouve, 75001 PARIS (FR)
1
EP 1 163 622 B1
Description
[0001] The present invention relates to interface circuits and in particular, but not exclusively, to interface
circuits for use within simulation techniques.
[0002] It is increasingly common to test engineering
systems by simulation. For instance, the operation of an
electronic system such as an engine management system may be tested under a wide range of conditions by
providing signals representing those conditions, and recording the response of the engine management system under those simulated conditions. This allows a
very wide range of conditions to be simulated, possibly
including situations which are unlikely to arise in practice, or would be dangerous or difficult to create in a real
life test. Simulation signals to the system under test can
readily be generated by computer or from computer
based circuitry. However, the signals readily available
in this form (particularly signal voltages, currents and
loadings) may not be the same as those which would be
experienced in real life by the system under test. In the
past, the flexibility of simulation available from a computer controlled system has thus been hampered by the
need to design and build an interface circuit specific to
the requirements of the simulation system and the system under test. The cost and delay involved in doing so
can represent a significant hindrance to the test procedure.
[0003] The present invention provides a signal interface circuit comprising circuit portions operable to provide a digital interface, and circuit portions operable to
provide an analogue interface, the circuit further comprising control means operable selectively to enable or
disable the said circuit portions, so as to reconfigure the
interface provided by the signal interface circuit.
[0004] The circuit portions may be individually selectable to configure the circuit as a digital or analogue
device. The circuit may comprise circuit portions operable to provide an input interface and circuit portions operable to provide an output interface.
[0005] The circuit preferably comprises a plurality of
switch means operable to reconfigure the interface by
connecting and disconnecting corresponding circuit
portions. The switch means may comprise analogue
switches. The state of the switch means is preferably
determined by data supplied by the control means. The
said data is preferably binary data which sets the state
of the switch. The control means may comprise storage
means storing data bits which set the state of the switch
means. The storage means may comprise a shift register. The control means may comprise a data input port
operable to receive control data for storage in the storage means. The data input port is preferably a serial data port.
[0006] The circuit may form part of an array of like circuits, each providing a respective interface channel.
The storage means of the circuits are preferably connected in series to allow control data to be passed from
5
10
15
20
25
30
35
40
45
50
55
2
2
circuit to circuit. The storage means of the circuits may
alternatively be connected in parallel.
[0007] The circuit preferably comprises circuit portions operable to provide a digital input interface. The
digital input interface preferably includes a threshold detector and may optionally incorporate a buffer circuit, a
filter circuit or a variable gain amplifier.
[0008] The circuit preferably comprises circuit portions operable to provide an analogue input interface.
The analogue input interface preferably comprises a
buffer amplifier and may optionally incorporate a variable gain amplifier or a filter circuit.
[0009] Preferably the circuit further comprises a load
connectable between a terminal on which an input signal is received, and a power rail. Preferably the load is
connectable selectively to a high or low power rail,
whereby to apply a loading to the input signal. The voltage of the power rail may be selectively configurable to
be at one of a plurality of predetermined voltage levels.
The power rail is preferably configurable in response to
data received from the control means.
[0010] Preferably the circuit comprises circuit portions
operable to provide a digital output interface to an output
terminal. The circuit portions may comprise two switches connected between the output terminal and, respectively, the low and high logic levels, the switches being
closable to pull the output terminal to the corresponding
logic level, the switch to be closed being selected in accordance with the logic level of the signal received. The
circuit portions may further comprise a load connectable
between the output terminal and, selectively, the low
and high logic levels, to load the output terminal. Operation of the switches may be selectively disabled by the
control means, whereby the output is either pulled to a
selected logic level or loaded by the said load.
[0011] Preferably the circuit comprises circuit portions
operable to provide an analogue output interface. The
analogue output interface may incorporate an amplifier,
such as a buffer amplifier, and may optionally incorporate a variable gain amplifier and/or a filter circuit.
[0012] The invention also provides a multi-channel
signal interface system comprising a plurality of circuits
as aforesaid, each providing an interface between a
simulation system and a system under test, the simulation system being operable to provide signals in accordance with a simulation being conducted and to receive
signals indicative of the response of the system under
test, the signals being provided and received through
the interface circuits, and the interface circuits being individually reconfigurable as aforesaid.
[0013] Embodiments of the present invention will now
be described in more detail, by way of example only, and
with reference to the accompanying drawings, in which:
Fig. 1 is a schematic circuit diagram of a signal interface circuit according to the present invention;
and
3
EP 1 163 622 B1
Fig. 2 shows schematically the use of a number of
circuits as shown in Fig. 1, to form a multi-channel
reconfigurable signal interface system.
[0014] Fig. 1 shows a signal interface circuit 10 comprising various circuit portions to be described, operable
to provide a digital interface, and various circuit portions
to be described, operable to provide an analogue interface. The circuit further comprises control means indicated generally at 12, and operable selectively to enable
or disable the circuit portions, to reconfigure the interface.
[0015] In more detail, the circuit 10 has a terminal 14
for connection to a simulator system indicated schematically at 16, and a terminal 18 for connection to a system
under test, indicated generally at 20. The simulator system may, for instance, be a PC based software simulation and the system under test may, for instance, be an
engine management system. The circuit 10 provides a
reconfigurable interface between the systems 16,20, allowing analogue or digital signals to pass in either direction, in accordance with the configuration of the circuit
10.
[0016] In the schematic of Fig. 1, the circuit 10 broadly
divides into a lower limb 22 for use as an input interface
for the system 16, and an upper limb 24 for use as an
output interface for the system 16.
[0017] The lower limb 22 incorporates a buffer 26 for
receiving signals from the terminal 18 (acting as an input
terminal) and is followed in series by a filter 28 and then
by a variable gain amplifier 30. The output of the amplifier 30 is applied in parallel to a digital threshold detector
or gate 32 and an analogue buffer circuit 34. The gate
32 and buffer 34 can be switched into or out of circuit by
switches 36, controlled by the control means 12. The
switches 36, when closed, connect the outputs of the
gate 32 and buffer 34 through to the terminal 14, acting
as the output of the circuit 10. If required, protection 38
may be provided between the gate 32 and buffer 34,
such as fuse protection.
[0018] The gain of the amplifier 30 is controlled by the
control means 12.
[0019] When the gate 32 is switched into circuit and
the buffer 34 is switched out of circuit, the lower limb 22
acts as a digital input interface, as follows. A signal received at 18 is first buffered at 26 and filtered at 28, before being amplified at 30 and applied to the gate 32 for
threshold detection. It is desirable that the output of the
gate 32 is at conventional logic levels (such as TTL logic
levels) so that the output of the gate 32, available
through the terminal 14, can be used directly by the simulator 16, without further processing or interface requirements.
[0020] In this example, the gate 32 has a fixed detector threshold but the input to the gate 32 is amplified by
the amplifier 30, which in turn has variable gain control,
so that the effective threshold within the input signal at
which the gate 32 will change state, can be selected by
5
10
15
20
25
30
35
40
45
50
55
3
4
variation of the gain control of the amplifier 30.
[0021] The circuit 10 therefore can be configured to
provide a versatile digital input interface.
[0022] When the switches 36 connect the buffer 34
into circuit, and the gate 32 out of circuit, the lower limb
22 acts as an analogue input interface, as follows.
[0023] The signal received at 18 from the system 20
under test is first buffered at 26, filtered at 28 and amplified (with variable gain) at 30, as has been described.
The output of the amplifier 30 is applied to the buffer 34,
which is a fixed gain analogue buffer providing an analogue output at a voltage level required within the simulator system 16, so that the output of the buffer 34 can
be used directly by the system 16. However, although
the gain of the buffer 34 is fixed, the overall gain of the
interface is variable by setting the gain of the amplifier
30.
[0024] It will be apparent from the above that many
other arrangements for buffering, filtering or otherwise
treating the signals can be incorporated within the lower
limb 22, as required by the particular application to
which the circuit is intended to be put, but the circuit
shown in Fig. 1, although simple, is expected to be sufficiently versatile to deal with a very wide range of practical situations, and can thus be considered "universal".
[0025] The operation of the circuit 10 as an input interface can be further modified by a controlled load arrangement indicated generally at 40.
[0026] A controlled load 42 (illustrated as a variable
resistance but alternatively of any form of variable impedance) is connected at one side to the terminal 18
and at the other side to a switch 44 to connect the load
42 to ground at 46 or the positive rail at 48, according
to the state of the switch 44. Although not illustrated, the
switch 44 preferably has a further state in which the load
42 is connected neither to ground 46 nor to the positive
rail 48 and is thus effectively out of circuit.
[0027] The load 42 can therefore be introduced into
the circuit to apply a loading to the signal received at 18,
either loading the signal to ground or to the positive rail,
according to the setting of the switch 44, with the degree
of loading being set by the setting of the variable load 42.
[0028] The use of the circuit 10 as an output interface,
for signals passing from the simulator system 16 to the
system 20 under test, can now be described with reference to the upper limb 24. During use as an output interface, signals are received from the simulator system
16 at 14 and may be either analogue or digital, and are
passed to the system 20 at 18.
[0029] A digital output signal is applied from the terminal 14 to a buffer 50 and then to a switch control circuit
52 able to open or dose switches 54,56. The switches
54,56 are connected in series between logic high at 58
and logic low at 60 and are tapped at their common terminal 62 to provide the output to the terminal 18, through
optional protection such as an electronic fuse 64.
[0030] The switches 54,56 and the switch control circuit 52 have two modes of operation. In the first, the
5
EP 1 163 622 B1
switch control circuit 52 will close one and open the other
of the switches 54,56 in accordance with the digital state
of the signal received from the buffer 50. The terminal
18 is thus pulled to logic high or logic low according to
the state of the switches 54,56. This provides a true digital signal at the terminal 18 (i.e. a signal which is always
either logic high or logic low). It is important to note that
the logic high and logic low levels are set by the voltages
at 58,60 which are independent of the inputs received
at 14 and can be set by the control means as part of the
configuration of the circuit. Thus, the circuit 10 could receive digital signals at conventional logic levels, such as
TTL levels, but is able to provide output logic levels at
voltages set independently of the input logic levels and
of each other. This enhances the versatility of the interface arrangement.
[0031] The second mode of operation of the switches
54,56 and circuit 52 makes use of the controlled load
40. The load 40 can be connected into circuit at the terminal 18, as has been described. When so connected,
the switch control circuit 52 will open and close one of
the switches 54,56, but leave the other switch 54,56
open. For instance, the circuit 52 may open or close the
switch 54, connecting to logic high 58, so that the terminal 18 is pulled hard to logic high when the switch 54 is
closed, but is connected through the load 42 to the positive rail 48 or ground 46 when the switch 54 is open,
according to the setting of the switch 44. This allows the
output to be in the form of a signal which is either held
hard to logic high, or allowed to decay at a rate controllable by the setting of the variable load 42.
[0032] Similarly, the switch control circuit 52 could operate the switch 56, leaving the switch 54 open. This
would hold the terminal 18 hard to logic low when the
switch 56 is closed, with decay again being provided
through the load 42.
[0033] The mode of operation can be set by instructions received by the circuit 52 from the control means
12. The circuit 10 can therefore be configured to provide
a variety of digital output interfaces from the simulator
16 to the system 20.
[0034] When operating as an analogue output interface, analogue signals received at 14 are applied to a
fixed gain amplifier 66, switched into or out of circuit by
an switch 68. When in circuit, the output of the amplifier
66 is applied to the terminal 18, through the electronic
fuse 64 if present.
[0035] It is envisaged that the amplifier 66 could be a
variable gain amplifier, but the simulator 16 can change
the amplitude of the analogue voltage at 14 to change
the amplitude at 18. It is therefore envisaged that if the
amplifier 66 is capable of driving to supply rail voltages
in either direction, the variable gain for the amplifier 66
is unnecessary.
[0036] The load 40 can be used to provide loading, as
described above, when the circuit 10 is providing an analogue interface.
[0037] It is apparent from the above description that
5
10
15
20
25
30
35
40
45
50
55
4
6
the configuration of the circuit 10 is readily changed, being set by the various switches 36,44,52 and 68. The
setting of these switches is determined by the control
means 12. The control means is in the form of a shift
register 70 containing data bits which determine the setting of respective switches within the circuit 10, by connections not shown in Fig. 1 in the interests of clarity. In
this example, a word of sixteen bits is expected to be
sufficient to fully define the configuration of the circuit 10.
[0038] The shift register 70 is provided at one end with
a serial data input 72. The circuit 10 can therefore be
wholly reconfigured by shifting a new word of bits into
the shift register 70, through the input 72. This word can
be provided, for instance, from the simulator system 16
as part of the process of setting up the simulation, during
which the interface requirements will become apparent.
[0039] The shift register 70 is also provided with an
output 73 for data leaving the shift register 70 when new
data is shifted into the register 70.
[0040] The use of a shift register 70 to configure the
circuit 10 is particularly advantageous when the circuit
10 forms part of a multi-channel system as illustrated
schematically in Fig. 2. In Fig. 2, the simulator 16 has
multiple channels 74 each connected to a respective circuit 10. Each circuit 10 provides a respective channel to
the system 20.
[0041] The shift registers 70 of the line of circuits 10
are illustrated schematically and are seen to be connected in series, with the output 72 of each register 70 providing data to the input 72 of the next register 70 in the
line. In effect, the shift registers 70 are connected to form
a single longer shift register with an input at the input to
the first register in the line, and an output at the output
from the register at the opposite end of the line.
[0042] This arrangement allows the multiple channels
of the system of Fig. 2 to be individually configured by
shifting data into the line of shift registers 70 until the
data has filled the whole line of registers 70, with each
register then containing appropriate data to configure
the corresponding circuit 10. Thus, as part of setting of
a simulation, a long data word will be written (preferably
by software) for shifting into the shift registers 70 as described, to reconfigure the circuits 10 as appropriate,
once the required configurations have been decided.
[0043] This aspect of the invention could be further
expanded by providing the shift registers 70 with sufficient capacity to hold configuration data, as described,
and also to hold identification data, such as data identifying the corresponding circuit 10. This could be characteristic data such as a serial number, or data identifying the type of the circuit 10, such as indicating that the
circuit did or did not include some of the optional elements such as the filter 28.
[0044] This modification would allow the nature of the
circuits 10 to be checked prior to the writing of the configuration data, by reading out the entire contents of the
line of shift registers 70, and picking out the identifying
data from within this line of data. In order to preserve
7
EP 1 163 622 B1
this data (and configuration data) during this operation,
it is desirable to recirculate data from the final output of
the shift registers to the first input, when data is read in
this way.
[0045] This facility allows the simulator 16 to ensure
that appropriate circuits 10 are available (or to identify
the channel in which they are available) before the process of configuring the circuits begins.
[0046] It will be apparent that many other arrangements for configuring the circuits could be provided. The
use of a shift register is advantageous in view of its simplicity, but programmable logic devices could be used
for increased flexibility, for instance.
[0047] Fig. 2 illustrates the use of a number of circuits
10 to provide multiple channels. These circuits 10 could
be mounted on a common board, for instance by means
of industry standard sockets and in one example, sixteen circuits are envisaged mounted on a common
board. The board can then be mounted as a single item,
by means of conventional mounting arrangements, to
provide power and data connections to the circuits 10
and it is envisaged that by using mounting and connection techniques which are conventional in themselves,
a very large number of circuits 10 can be conveniently
housed in a small space, while remaining each individually configurable quickly and simply, as described. In
one example envisaged, a total of sixteen circuits could
be mounted on a single card, with seven of these cards
being grouped for connection by common connections,
and with four such groups forming a rack of circuits,
there being seven racks in the total system, which therefore consists of in excess of three thousand individually
reconfigurable circuits 10.
[0048] It will be apparent from the above description
that many variations and modifications can be made
within the arrangements described, without departing
from the scope of the present invention. In particular, the
choice of voltage levels, power levels, component technologies and the like are all widely variable according to
the particular applications and range of applications envisaged for the device being constructed. The various
switches which configure the circuit are preferably implemented as analogue switches, but many other alternative switch technologies could be used. When the circuit forms part of an array of like circuits, the storage
means of the circuits may be connected in parallel, to
form a parallel shift register. However, the reconfigurability, and ease of reconfiguration can be retained despite these variations. The circuit could be used solely
as an input interface or solely as an output interface.
8
ble selectively to enable or disable the said circuit
portions, so as to reconfigure the interface provided
by the signal interface circuit.
5
2.
A signal interface circuit according to claim 1 in
which the circuit portions are individually selectable
to configure the circuit as a digital or analogue device.
10
3.
A signal interface circuit according to claim 1 or 2
in which the circuit comprises circuit portions operable to provide an input interface and circuit portions operable to provide an output interface.
15
4.
A signal interface circuit according to any preceding
claim in which the circuit comprises a plurality of
switch means operable to reconfigure the interface
by connecting and disconnecting corresponding circuit portions.
5.
A signal interface circuit according to claim 4 in
which the switch means comprise analogue switches.
6.
A signal interface circuit according to claim 4 or 5
in which the state of the switch means is determined
by data supplied by the control means.
7.
A signal interface circuit according to claim 6 in
which the data is binary data which sets the state
of the switch.
8.
A signal interface circuit according to claim 6 or 7
in which the control means comprises storage
means storing data bits which set the state of the
switch means.
9.
A signal interface circuit according to claim 8 in
which the storage means comprises a shift register.
20
25
30
35
40
10. A signal interface circuit according to claim 8 or 9
in which the control means comprises a data input
port operable to receive control data for storage in
the storage means.
45
11. A signal interface circuit according to claim 10 in
which the data input port is a serial data port.
50
12. A signal interface circuit according to any preceding
claim in which the circuit forms part of an array of
like circuits, each providing a respective interface
channel.
Claims
1.
A signal interface circuit comprising circuit portions
operable to provide a digital interface, and circuit
portions operable to provide an analogue interface,
the circuit further comprising control means opera-
55
5
13. A signal interface circuit according to claim 12 and
any of claims 8 to 11, wherein the storage means of
the circuits are connected in series to allow control
data to be passed from circuit to circuit.
9
EP 1 163 622 B1
14. A signal interface circuit according to claim 12 and
any of claims 8 to 11, wherein the storage means of
the circuits are connected in parallel to allow control
data to be passed from circuit to circuit.
10
being closable to pull the output terminal to the corresponding logic level, the switch to be closed being
selected in accordance with the logic level of a signal received.
5
15. A signal interface circuit according to any of claims
3 to 14 in which the circuit comprises circuit portions
operable to provide a digital input interface.
16. A signal interface circuit according to claim 15 in
which the digital input interface includes a threshold
detector.
17. A signal interface circuit according to claim 16 in
which the digital input interface additionally incorporates a buffer circuit, a fitter circuit or a variable
gain amplifier.
18. A signal interface circuit according to any of claims
3 to 17 in which the circuit comprises circuit portions
operable to provide an analogue input interface.
19. A signal interface circuit according to claim 18 in
which the analogue input interface comprises a
buffer amplifier.
10
15
20
27. A signal interface circuit according to claim 26 in
which the circuit portions further comprise a load
connectable between the output terminal and, selectively, the low and high logic levels, to load the
output terminal.
28. A signal interface circuit according to claim 26 or 27
in which operation of the switches is selectively disabled by the control means, whereby the output is
either pulled to a selected logic level or loaded by
the load.
29. A signal interface circuit according to any of claims
3 to 28 in which the circuit comprises circuit portions
operable to provide an analogue output interface.
30. A signal interface circuit according to claim 29 in
which the analogue output interface incorporates
an amplifier, such as a buffer amplifier.
25
31. A signal interface circuit according to claim 30 in
which the analogue output interface additionally incorporates a variable gain amplifier and/or a filter
circuit.
20. A signal interface circuit according to claim 19 in
which the analogue input interface additionally incorporates a variable gain amplifier or a filter circuit.
30
21. A signal interface circuit according to any preceding
claim in which the circuit further comprises a load
connectable between a terminal on which an input
signal is received, and a power rail.
35
22. A signal interface circuit according to claim 21 in
which the load is connectable selectively to a high
or low power rail, whereby to apply a loading to the
input signal.
40
23. A signal interface circuit according to claim 22 in
which the voltage of the power rail is selectively configurable to be at one of a plurality of predetermined
voltage levels.
32. A multi-channel signal interface system comprising
a plurality of circuits according to any preceding
claim, each circuit providing an interface between a
simulation system and a system under test, the simulation system being operable to provide signals in
accordance with a simulation being conducted and
to receive signals indicative of the response of the
system under test, the signals being provided and
received through the interface circuits, and the interface circuits being individually reconfigurable as
aforesaid.
Patentansprüche
45
24. A signal interface circuit according to claim 23 in
which the power rail is configurable in response to
data received from the control means.
25. A signal interface circuit according to any of claims
3 to 24 in which the circuit comprises circuit portions
operable to provide a digital output interface to an
output terminal.
50
26. A signal interface circuit according to claim 25 in
which the circuit portions comprise two switches
connected between the output terminal and, respectively, low and high logic levels, the switches
55
6
1.
Signal-Schnittstellenschaltung mit Schaltungsabschnitten, die betätigbar sind, um eine digitale
Schnittstelle zu erzeugen, und Schaltungsabschnitten, die betätigbar sind, um eine analoge Schnittstelle zu erzeugen, wobei die Schaltung außerdem
Steuerungsmittel aufweist, welche zum Freigeben
oder Sperren der Schaltungsabschnitte selektiv betätigbar sind, um die durch die Signal-Schnittstellenschaltung erzeugte Schnittstelle zu rekonfigurieren.
2.
Signal-Schnittstellenschaltung nach Anspruch 1,
dadurch gekennzeichnet, dass die Schaltungs-
11
EP 1 163 622 B1
abschnitte individuell auswählbar sind, um die
Schaltung als eine digitale oder analoge Vorrichtung zu konfigurieren.
3.
4.
5.
6.
7.
8.
9.
Signal-Schnittstellenschaltung nach Anspruch 1
oder 2, dadurch gekennzeichnet, dass die Schaltung Schaltungsabschnitte aufweist, welche betätigbar sind, um eine Eingabe-Schnittstelle zu erzeugen, sowie Schaltungsabschnitte aufweist, um eine
Ausgabe-Schnittstelle zu erzeugen.
Signal-Schnittstellenschaltung nach einem der vorhergehenden Ansprüche, dadurch gekennzeichnet, dass die Schaltung eine Vielzahl von Schaltermitteln aufweist, die durch Verbinden und Abtrennen entsprechender Schaltungsabschnitte betätigbar sind, um die Schnittstelle zu rekonfigurieren.
Signal-Schnittstellenschaltung nach Anspruch 4,
dadurch gekennzeichnet, dass die Schaltermittel
analoge Schalter aufweisen.
Signal-Schnittstellenschaltung nach Anspruch 4
oder 5, dadurch gekennzeichnet, dass die Schaltermittel durch Daten bestimmt werden, die durch
die Steuerungsmittel zugeführt werden.
Signal-Schnittstellenschaltung nach Anspruch 6,
dadurch gekennzeichnet, dass die Daten binäre
Daten sind, die den Zustand des Schalters einstellen.
Signal-Schnittstellenschaltung nach Anspruch 6
oder 7, dadurch gekennzeichnet, dass die Steuerungsmittel Speichermittel aufweisen, welche Datenbits speichern, die den Zustand der Schaltermittel einstellen.
Signal-Schnittstellenschaltung nach Anspruch 8,
dadurch gekennzeichnet, dass das Speichermittel ein Schieberegister aufweist.
10. Signal-Schnittstellenschaltung nach Anspruch 8
oder 9, dadurch gekennzeichnet, dass das
Steuerungsmittel einen Daten-Eingabeanschluss
aufweist, der betätigbar ist, um Steuerungsdaten
zum Speichern in dem Speichermittel zu empfangen.
11. Signal-Schnittstellenschaltung nach Anspruch 10,
dadurch gekennzeichnet, dass der Daten-Eingabeanschluss ein serieller Datenanschluss ist.
12. Signal-Schnittstellenschaltung nach einem der vorhergehenden Ansprüche, dadurch gekennzeichnet, dass die Schaltung einen Teil einer Anordnung
gleichartiger Schaltungen bildet, die einen jeweiligen Schnittstellenkanal erzeugen.
5
10
15
12
13. Signal-Schnittstellenschaltung nach Anspruch 12
und einem der Ansprüche 8 bis 11, dadurch gekennzeichnet, dass die Speichermittel der Schaltungen in Serie geschaltet sind, um zu ermöglichen,
dass Steuerungsdaten von Schaltung zu Schaltung
weitergeleitet werden.
14. Signal-Schnittstellenschaltung nach Anspruch 12
und einem der Ansprüche 8 bis 11, dadurch gekennzeichnet, dass die Spei-. chermittel der
Schaltungen parallel geschaltet sind, um zu ermöglichen, dass Steuerungsdaten von Schaltung zu
Schaltung weitergeleitet werden.
15. Signal-Schnittstellenschaltung nach einem der Ansprüche 3 bis 14, dadurch gekennzeichnet, dass
die Schaltung Schaltungsabschnitte aufweist, die
betätigbar sind, um eine digitale Eingabe-Schnittstelle zu erzeugen.
20
16. Signal-Schnittstellenschaltung nach Anspruch 15,
dadurch gekennzeichnet, dass die digitale Eingabe-Schnittstelle einen Schwellenwert-Detektor enthält.
25
30
35
40
45
50
55
7
17. Signal-Schnittstellenschaltung nach Anspruch 16,
dadurch gekennzeichnet, dass die digitale Eingabe-Schnittstelle zusätzlich eine Pufferschaltung, eine Filterschaltung oder einen Verstärker mit veränderlicher Verstärkung enthält.
18. Signal-Schnittstellenschaltung nach einem der Ansprüche 3 bis 17, dadurch gekennzeichnet, dass
die Schaltung Schaltungsabschnitte aufweist, die
betätigbar sind, um eine analoge Eingabe-Schnittstelle zu erzeugen.
19. Signal-Schnittstellenschaltung nach Anspruch 18,
dadurch gekennzeichnet, dass die analoge Eingabe-Schnittstelle einen Pufferverstärker aufweist.
20. Signal-Schnittstellenschaltung nach Anspruch 19,
dadurch gekennzeichnet, dass die analoge Eingabe-Schnittstelle zusätzlich einen Verstärker mit
veränderlicher Verstärkung oder eine Filterschaltung enthält.
21. Signal-Schnittstellenschaltung nach einem der vorhergehenden Ansprüche, dadurch gekennzeichnet, dass die Schaltung außerdem eine Last aufweist, die zwischen einem Anschluss, an dem ein
Eingabesignal empfangen wird, und einer Stromversorgungsschiene anschließbar ist.
22. Signal-Schnittstellenschaltung nach Anspruch 21,
dadurch gekennzeichnet, dass die Last an eine
Stromversorgungsschiene mit hoher oder niedriger
Leistung selektiv anschließbar, ist, wodurch eine
13
EP 1 163 622 B1
gabeschnittstelle zusätzlich einen Verstärker mit
veränderlicher Verstärkung und/oder eine Filterschaltung enthält.
Last an das Eingabesignal angelegt wird.
23. Signal-Schnittstellenschaltung nach Anspruch 22,
dadurch gekennzeichnet, dass die Spannung der
Stromversorgungsschiene selektiv konfigurierbar
ist, damit sie auf einem einer Vielzahl vorbestimmter Spannungspegel ist.
24. Signal-Schnittstellenschaltung nach Anspruch 23,
dadurch gekennzeichnet, dass die Stromversorgungsschiene als Reaktion auf Daten konfigurierbar ist, die von den Steuerungsmitteln, empfangen
werden.
25. Signal-Schnittstellenschaltung nach einem der Ansprüche 3 bis 24, dadurch gekennzeichnet, dass
die Schaltung Schaltungsabschnitte aufweist, die
betätigbar sind, um eine digitale Ausgabe-Schnittstelle an einem Ausgabeanschluss zu erzeugen.
5
10
15
20
26. Signal-Schnittstellenschaltung nach Anspruch 25,
dadurch gekennzeichnet, dass die Schaltungsabschnitte zwei Schalter aufweisen, die zwischen
dem Ausgabeanschluss und dem tiefen bzw. dem
hohen logischen Pegel geschaltet sind, wobei die
Schalter schließbar sind, um den Ausgabeanschluss auf den entsprechenden logischen Pegel
zu ziehen, wobei der zu schließende Schalter je
nach dem Logikpegel eines empfangenen Signals
ausgewählt wird.
27. Signal-Schnittstellenschaltung nach Anspruch 26,
dadurch gekennzeichnet, dass die Schaltungsabschnitte außerdem eine Last aufweisen, die zwischen dem Ausgabeanschluss und dem tiefen bzw.
hohen Logikpegel selektiv geschaltet werden kann,
um den Ausgabeanschluss zu belasten.
28. Signal-Schnittstellenschaltung nach Anspruch 26
oder 27, dadurch gekennzeichnet, dass der Betrieb der Schalter durch die Steuerungsmittel selektiv blockiert wird, wodurch der Ausgang entweder
zu einem ausgewählten Logikpegel gezogen wird
oder durch die Last belastet wird.
32. Mehrkanaliges Signal-Schnittstellensystem mit einer Vielzahl von Schaltungen gemäss einem der
vorhergehenden Ansprüche, wobei jede Schaltung
eine Schnittstelle zwischen einem Simulationssystem und einem gerade geprüften System erzeugt,
wobei das Simulationssystem betätigbar ist, um
entsprechend einer durchgeführten Simulation Signale zu erzeugen und um für das Ansprechverhalten des gerade getesteten Systems kennzeichnende Signale zu empfangen, wobei die Signale durch
die Schnittstellenschaltungen erzeugt und empfangen werden und die Schnittstellenschaltungen wie
zuvor erwähnt individuell regkonfigurierbar sind.
Revendications
1.
Circuit d'interface de signal comprenant des parties
de circuit prévues pour fournir une interface numérique, et des parties de circuit prévues pour fournir
une interface analogique, le circuit comprenant en
outre un moyen de commande prévu pour activer
ou désactiver sélectivement lesdites parties de circuit, de manière à reconfigurer l'interface fournie
par le circuit d'interface de signal.
2.
Circuit d'interface de signal selon la revendication
1, dans lequel les parties de circuit sont sélectionnables individuellement pour configurer le circuit
comme un dispositif analogique ou numérique.
3.
Circuit d'interface de signal selon la revendication
1 ou 2, dans lequel le circuit comprend des parties
de circuit prévues pour fournir une interface d'entrée et des parties de circuit prévues pour fournir
une interface de sortie.
4.
Circuit d'interface de signal selon l'une quelconque
des revendications précédentes, dans lequel le circuit comprend une pluralité de moyens de commutation prévus pour reconfigurer l'interface en connectant et déconnectant des parties de circuit correspondantes.
5.
Circuit d'interface de signal selon la revendication
4, dans lequel les moyens de commutation comprennent des interrupteurs analogiques.
6.
Circuit d'interface de signal selon la revendication
4 ou 5, dans lequel l'état des moyens de commutation est déterminé par des données fournies par le
moyen de commande.
7.
Circuit d'interface de signal selon la revendication
25
30
35
40
45
29. Signal-Schnittstellenschaltung nach einem der Ansprüche 3 bis 28, dadurch gekennzeichnet, dass
die Schaltung Schaltungsabschnitte aufweist, die
betätigbar sind, um eine analoge Ausgabe-Schnittstelle zu erzeugen.
30. Signal-Schnittstellenschaltung nach Anspruch 29,
dadurch gekennzeichnet, dass die analoge Ausgabeschnittstelle einen Verstärker, wie z.B. einen
Pufferverstärker, enthält.
14
50
55
31. Signal-Schnittstellenschaltung nach Anspruch 30,
dadurch gekennzeichnet, dass die analoge Aus-
8
15
EP 1 163 622 B1
nir une interface d'entrée analogique.
6, dans lequel les données sont des données binaires qui définissent l'état de l'interrupteur.
8.
9.
Circuit d'interface de signal selon la revendication
6 ou 7, dans lequel le moyen de commande comprend un moyen de stockage pour stocker des bits
de données qui définissent l'état des moyens de
commutation.
Circuit d'interface de signal selon la revendication
8, dans lequel le moyen de stockage comprend un
registre à décalage.
10. Circuit d'interface de signal selon la revendication
8 ou 9, dans lequel le moyen de commande comprend un port d'entrée de données prévu pour recevoir des données de commande aux fins de stockage dans le moyen de stockage.
11. Circuit d'interface de signal selon la revendication
10, dans lequel le port d'entrée de données est un
port de données série.
12. Circuit d'interface de signal selon l'une quelconque
des revendications précédentes, dans lequel le circuit fait partie d'un ensemble de circuits identiques,
chacun fournissant une voie d'interface respective.
13. Circuit d'interface de signal selon la revendication
12 et l'une quelconque des revendications 8 à 11,
dans lequel les moyens de stockage des circuits
sont connectés en série pour permettre le passage
des données de commande d'un circuit à l'autre.
14. Circuit d'interface de signal selon la revendication
12 et l'une quelconque des revendications 8 à 11,
dans lequel les moyens de stockage des circuits
sont connectés en parallèle pour permettre le passage des données de commande d'un circuit à
l'autre.
15. Circuit d'interface de signal selon l'une quelconque
des revendications 3 à 14, dans lequel le circuit
comprend des parties de circuit prévues pour fournir une interface d'entrée numérique.
16
5
19. Circuit d'interface de signal selon la revendication
18, dans lequel l'interface d'entrée analogique comprend un amplificateur tampon.
10
20. Circuit d'interface de signal selon la revendication
19, dans lequel l'interface d'entrée analogique incorpore de plus un amplificateur à gain variable ou
un circuit de filtrage.
15
20
25
30
35
40
45
16. Circuit d'interface de signal selon la revendication
15, dans lequel l'interface d'entrée numérique inclut
un détecteur de seuil.
50
17. Circuit d'interface de signal selon la revendication
16, dans lequel l'interface d'entrée numérique incorpore de plus un circuit tampon, un circuit de filtrage ou un amplificateur à gain variable.
55
18. Circuit d'interface de signal selon l'une quelconque
des revendications 3 à 17, dans lequel le circuit
comprend des parties de circuit prévues pour four-
9
21. Circuit d'interface de signal selon l'une quelconque
des revendications précédentes, dans lequel le circuit comprend en outre une charge pouvant être
connectée entre une borne sur laquelle un signal
d'entrée est reçu, et un rail d'alimentation.
22. Circuit d'interface de signal selon la revendication
21, dans lequel la charge peut être connectée sélectivement à un rail d'alimentation haute ou basse,
de manière à appliquer une charge au signal d'entrée.
23. Circuit d'interface de signal selon la revendication
22, dans lequel la tension du rail d'alimentation est
sélectivement configurable pour être à un d'une pluralité de niveaux de tension prédéterminés.
24. Circuit d'interface de signal selon la revendication
23, dans lequel le rail d'alimentation est configurable en réponse à des données reçues du moyen de
commande.
25. Circuit d'interface de signal selon l'une quelconque
des revendications 3 à 24, dans lequel le circuit
comprend des parties de circuit prévues pour fournir une interface de sortie numérique à une borne
de sortie.
26. Circuit d'interface de signal selon la revendication
25, dans lequel les parties de circuit comprennent
deux interrupteurs connectés entre la borne de sortie et, respectivement, des niveaux logiques haut et
bas, les interrupteurs pouvant être fermés pour forcer la borne de sortie au niveau logique correspondant, l'interrupteur à fermer étant sélectionné suivant le niveau logique d'un signal reçu.
27. Circuit d'interface de signal selon la revendication
26, dans lequel les parties de circuit comprennent
en outre une charge pouvant être connectée entre
la borne de sortie et, sélectivement, les niveaux logiques haut et bas, pour charger la borne de sortie.
28. Circuit d'interface de signal selon la revendication
26 ou 27, dans lequel le fonctionnement des interrupteurs est désactivé sélectivement par le moyen
de commande, de sorte que la sortie est soit forcée
17
EP 1 163 622 B1
à un niveau logique sélectionné soit chargée par la
charge.
29. Circuit d'interface de signal selon l'une quelconque
des revendications 3 à 28, dans lequel le circuit
comprend des parties de circuit prévues pour fournir une interface de sortie analogique.
30. Circuit d'interface de signal selon la revendication
29, dans lequel l'interface de sortie analogique incorpore un amplificateur, tel qu'un amplificateur
tampon.
31. Circuit d'interface de signal selon la revendication
30, dans lequel l'interface de sortie analogique incorpore de plus un amplificateur à gain variable et/
ou un circuit de filtrage.
32. Système d'interface de signal multivoie comprenant
une pluralité de circuits selon l'une quelconque des
revendications précédentes, chaque circuit fournissant une interface entre un système de simulation
et un système en cours de test, le système de simulation étant prévu pour fournir des signaux suivant une simulation réalisée et pour recevoir des
signaux représentatifs de la réponse du système en
cours de test, les signaux étant fournis et reçus par
les circuits d'interface, et les circuits d'interface
étant reconfigurables individuellement tel que précité.
5
10
15
20
25
30
35
40
45
50
55
10
18
EP 1 163 622 B1
11
EP 1 163 622 B1
12