PD - 94149A IRF3205S IRF3205L l l l l l l Advanced Process Technology Ultra Low On-Resistance Dynamic dv/dt Rating 175°C Operating Temperature Fast Switching Fully Avalanche Rated HEXFET® Power MOSFET D VDSS = 55V RDS(on) = 8.0mΩ G ID = 110A S Description Advanced HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low onresistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications. The D2 Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D2Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRF3205L) is available for low-profile applications. D2Pak IRF3205S TO-262 IRF3205L Absolute Maximum Ratings Parameter ID @ TC = 25°C ID @ TC = 100°C IDM PD @TC = 25°C VGS IAR EAR dv/dt TJ TSTG Continuous Drain Current, VGS @ 10V Continuous Drain Current, VGS @ 10V Pulsed Drain Current Power Dissipation Linear Derating Factor Gate-to-Source Voltage Avalanche Current Repetitive Avalanche Energy Peak Diode Recovery dv/dt Operating Junction and Storage Temperature Range Soldering Temperature, for 10 seconds Mounting torque, 6-32 or M3 srew Max. 110 Units 80 390 200 1.3 ± 20 62 20 5.0 -55 to + 175 A W W/°C V A mJ V/ns °C 300 (1.6mm from case ) 10 lbf•in (1.1N•m) Thermal Resistance Parameter RθJC RθJA www.irf.com Junction-to-Case Junction-to-Ambient (PCB mounted, steady-state)* Typ. Max. Units ––– ––– 0.75 40 °C/W 1 09/06/02 IRF3205S/IRF3205L Electrical Characteristics @ TJ = 25°C (unless otherwise specified) RDS(on) VGS(th) gfs Parameter Drain-to-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-Resistance Gate Threshold Voltage Forward Transconductance IDSS Drain-to-Source Leakage Current V(BR)DSS ∆V(BR)DSS/∆TJ Qg Qgs Qgd td(on) tr td(off) tf Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Total Gate Charge Gate-to-Source Charge Gate-to-Drain ("Miller") Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time LD Internal Drain Inductance LS Internal Source Inductance Ciss Coss Crss EAS Input Capacitance Output Capacitance Reverse Transfer Capacitance Single Pulse Avalanche Energy IGSS Min. Typ. Max. Units Conditions 55 ––– ––– V VGS = 0V, I D = 250µA ––– 0.057 ––– V/°C Reference to 25°C, I D = 1mA ––– ––– 8.0 mΩ VGS = 10V, ID = 62A 2.0 ––– 4.0 V VDS = VGS , ID = 250µA 44 ––– ––– S VDS = 25V, ID = 62A ––– ––– 25 VDS = 55V, VGS = 0V µA ––– ––– 250 VDS = 44V, VGS = 0V, TJ = 150°C ––– ––– 100 VGS = 20V nA ––– ––– -100 VGS = -20V ––– ––– 146 ID = 62A ––– ––– 35 nC VDS = 44V ––– ––– 54 VGS = 10V, See Fig. 6 and 13 ––– 14 ––– VDD = 28V ––– 101 ––– ID = 62A ns ––– 50 ––– RG = 4.5Ω ––– 65 ––– VGS = 10V, See Fig. 10 Between lead, 4.5 ––– ––– 6mm (0.25in.) nH G from package ––– 7.5 ––– and center of die contact ––– 3247 ––– VGS = 0V ––– 781 ––– VDS = 25V ––– 211 ––– pF ƒ = 1.0MHz, See Fig. 5 ––– 1050 264 mJ IAS = 62A, L = 138µH D S Source-Drain Ratings and Characteristics IS ISM VSD trr Qrr ton Parameter Continuous Source Current (Body Diode) Pulsed Source Current (Body Diode) Diode Forward Voltage Reverse Recovery Time Reverse Recovery Charge Forward Turn-On Time Notes: Min. Typ. Max. Units Conditions D MOSFET symbol ––– ––– 110 showing the A G integral reverse ––– ––– 390 S p-n junction diode. ––– ––– 1.3 V TJ = 25°C, IS = 62A, VGS = 0V ––– 69 104 ns TJ = 25°C, IF = 62A ––– 143 215 nC di/dt = 100A/µs Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD) Repetitive rating; pulse width limited by Pulse width ≤ 400µs; duty cycle ≤ 2%. max. junction temperature. ( See fig. 11 ) Starting TJ = 25°C, L = 138µH RG = 25Ω, IAS = 62A. (See Figure 12) Calculated continuous current based on maximum allowable ISD ≤ 62A, di/dt ≤ 207A/µs, VDD ≤ V(BR)DSS, TJ ≤ 175°C junction temperature. Package limitation current is 75A. This is a typical value at device destruction and represents operation outside rated limits. This is a calculated value limited to TJ = 175°C. * When mounted on 1" square PCB ( FR-4 or G-10 Material ). For recommended footprint and soldering techniques refer to application note #AN-994. 2 www.irf.com IRF3205S/IRF3205L 1000 1000 VGS 15V 10V 8.0V 7.0V 6.0V 5.5V 5.0V BOTTOM 4.5V I D , Drain-to-Source Current (A) I D , Drain-to-Source Current (A) 100 100 10 4.5V 4.5V 10 20µs PULSE WIDTH TJ = 25 °C 1 0.1 1 10 20µs PULSE WIDTH TJ = 175 °C 1 0.1 100 1 10 100 VDS , Drain-to-Source Voltage (V) VDS , Drain-to-Source Voltage (V) Fig 1. Typical Output Characteristics Fig 2. Typical Output Characteristics RDS(on) , Drain-to-Source On Resistance (Normalized) 1000 I D , Drain-to-Source Current (A) VGS 15V 10V 8.0V 7.0V 6.0V 5.5V 5.0V BOTTOM 4.5V TOP TOP TJ = 25 ° C TJ = 175° C 100 10 V DS= 25V 20µs PULSE WIDTH 1 4 6 8 10 VGS , Gate-to-Source Voltage (V) Fig 3. Typical Transfer Characteristics www.irf.com 12 2.5 ID = 107A 2.0 1.5 1.0 0.5 0.0 -60 -40 -20 0 VGS = 10V 20 40 60 80 100 120 140 160 180 TJ , Junction Temperature ( ° C) Fig 4. Normalized On-Resistance Vs. Temperature 3 IRF3205S/IRF3205L VGS = 0V, f = 1 MHZ Ciss = Cgs + Cgd, Cds SHORTED Crss = Cgd 5000 C, Capacitance(pF) Coss = Cds + Cgd 4000 Ciss 3000 2000 Coss 1000 Crss 16 VGS , Gate-to-Source Voltage (V) 6000 0 10 V DS= 44V V DS= 27V V DS= 11V 14 12 10 8 6 4 2 0 1 ID = 62A 100 0 Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage 60 80 100 120 Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage 1000 10000 OPERATION IN THIS AREA LIMITED BY RDS(on) TJ = 175° C ID , Drain Current (A) ISD , Reverse Drain Current (A) 40 QG , Total Gate Charge (nC) VDS, Drain-to-Source Voltage (V) 100 1000 10 10us 100 TJ = 25 ° C 100us 1ms 10 1 0.1 0.2 V GS = 0 V 0.8 1.4 2.0 VSD ,Source-to-Drain Voltage (V) Fig 7. Typical Source-Drain Diode Forward Voltage 4 20 1 2.6 10ms TC = 25 °C TJ = 175 °C Single Pulse 1 10 100 1000 VDS , Drain-to-Source Voltage (V) Fig 8. Maximum Safe Operating Area www.irf.com IRF3205S/IRF3205L LIMITED BY PACKAGE VGS 100 ID , Drain Current (A) RD V DS 120 D.U.T. RG + V DD - 80 10V Pulse Width ≤ 1 µs Duty Factor ≤ 0.1 % 60 Fig 10a. Switching Time Test Circuit 40 VDS 90% 20 0 25 50 75 100 125 150 175 TC , Case Temperature ( ° C) 10% VGS td(on) Fig 9. Maximum Drain Current Vs. Case Temperature tr t d(off) tf Fig 10b. Switching Time Waveforms Thermal Response(Z thJC ) 1 D = 0.50 0.20 0.1 0.10 PDM 0.05 0.02 0.01 0.01 0.00001 t1 SINGLE PULSE (THERMAL RESPONSE) t2 Notes: 1. Duty factor D = t 1 / t 2 2. Peak TJ = P DM x Z thJC + TC 0.0001 0.001 0.01 0.1 1 t1 , Rectangular Pulse Duration (sec) Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case www.irf.com 5 15V L VDS DRIVER D.U.T RG + - VDD IAS 20V 0.01Ω tp Fig 12a. Unclamped Inductive Test Circuit V(BR)DSS tp A EAS , Single Pulse Avalanche Energy (mJ) IRF3205S/IRF3205L 500 ID 25A 44A BOTTOM 62A TOP 400 300 200 100 0 25 50 75 100 125 150 175 Starting T J, Junction Temperature ( ° C) Fig 12c. Maximum Avalanche Energy Vs. Drain Current I AS Fig 12b. Unclamped Inductive Waveforms Current Regulator Same Type as D.U.T. 50KΩ QG 12V .2µF .3µF 10 V QGS D.U.T. QGD + V - DS VGS VG 3mA IG Charge Fig 13a. Basic Gate Charge Waveform 6 ID Current Sampling Resistors Fig 13b. Gate Charge Test Circuit www.irf.com IRF3205S/IRF3205L Peak Diode Recovery dv/dt Test Circuit Circuit Layout Considerations • Low Stray Inductance • Ground Plane • Low Leakage Inductance Current Transformer + D.U.T + - - + RG • • • • dv/dt controlled by RG Driver same type as D.U.T. ISD controlled by Duty Factor "D" D.U.T. - Device Under Test Driver Gate Drive P.W. Period D= + - VDD P.W. Period VGS=10V * D.U.T. ISD Waveform Reverse Recovery Current Body Diode Forward Current di/dt D.U.T. VDS Waveform Diode Recovery dv/dt Re-Applied Voltage Body Diode VDD Forward Drop Inductor Curent Ripple ≤ 5% ISD * VGS = 5V for Logic Level Devices Fig 14. For N-Channel HEXFETS www.irf.com 7 IRF3205S/IRF3205L D2Pak Package Outline D2Pak Part Marking Information THIS IS AN IRF530S WITH LOT CODE 8024 AS S EMBLED ON WW 02, 2000 IN T HE AS SEMBLY LINE "L" INTERNATIONAL RECTIFIER LOGO AS S EMBLY LOT CODE 8 PART NUMBER F530S DAT E CODE YEAR 0 = 2000 WEEK 02 LINE L www.irf.com IRF3205S/IRF3205L TO-262 Package Outline IGBT 1- GATE 2- COLLECTOR 3- EMITTER 4- COLLECTOR TO-262 Part Marking Information EXAMPLE: T HIS IS AN IRL3103L LOT CODE 1789 ASS EMBLED ON WW 19, 1997 IN THE ASS EMBLY LINE "C" INT ERNATIONAL RECTIFIER LOGO AS SEMBLY LOT CODE www.irf.com PART NUMBER DATE CODE YEAR 7 = 1997 WEEK 19 LINE C 9 IRF3205S/IRF3205L D2Pak Tape & Reel Information TRR 1.60 (.063) 1.50 (.059) 4.10 (.161) 3.90 (.153) FEED DIRECTION 1.85 (.073) 1.65 (.065) 1.60 (.063) 1.50 (.059) 11.60 (.457) 11.40 (.449) 0.368 (.0145) 0.342 (.0135) 15.42 (.609) 15.22 (.601) 24.30 (.957) 23.90 (.941) TRL 10.90 (.429) 10.70 (.421) 1.75 (.069) 1.25 (.049) 4.72 (.136) 4.52 (.178) 16.10 (.634) 15.90 (.626) FEED DIRECTION 13.50 (.532) 12.80 (.504) 27.40 (1.079) 23.90 (.941) 4 330.00 (14.173) MAX. 60.00 (2.362) MIN. NOTES : 1. COMFORMS TO EIA-418. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION MEASURED @ HUB. 4. INCLUDES FLANGE DISTORTION @ OUTER EDGE. 26.40 (1.039) 24.40 (.961) 3 30.40 (1.197) MAX. 4 Data and specifications subject to change without notice. This product has been designed and qualified for the industrial market. Qualification Standards can be found on IR’s Web site. IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.09/02 10 www.irf.com Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/