SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
1.8-V 高速差分线路接收器
查询样品: SN65LVDS4
特性
说明
1
•
设计用于信号传输速率高达：
– 500-Mbps 的接收器
SN65LVDS4 是一款单通道、低电压、差分线路接收
器，采用小外形 QFN 封装。
一条线路的信号传输速率是用每秒钟的电压转换次数来表示的，单位
为 bps（每秒位数）。
•
•
•
•
•
•
•
•
•
依靠一个 1.8-V 或 2.5-V 内核电源工作
采用 1.5-mm × 2-mm QFN 封装
总线终端 ESD 保护等级超过 2 kV (HBM)
低电压差分信号传输，可向一个 100-Ω 负载提供
350 mV 的典型输出电压
传播延迟时间
– 2.1 ns（典型值）接收器
功耗（在 250 MHz 频率下）
– 40 mW（典型值）
需要外部故障安全
差分输入电压门限：< 50 mV
能够根据外部 VDD 引脚来提供输出电压逻辑电
平（3.3-V LVTTL、2.5-V LVCMOS、1.8-V
LVCMOS），因而免除了外部电平转换
应用
•
•
•
时钟分配
无线基站
网络路由器
SN65LVDS4 (Receiver)
LVDS4 in QFN Package
(BOTTOM VIEW)
SN65LVDS4 (Receiver)
LVDS4 in QFN Package
(TOP VIEW)
VDD
VDD
10
10
NC 9
1 GND
GND 1
9
NC
R
R 8
2 A
A 2
8
GND 7
3 B
B 3
7 GND
NC 6
4 NC
NC 4
6 NC
5
5
VCC
VCC
Table 1. Pin Description Table
PIN
I/O
DESCRIPTION
NAME
NO.
A
2
I
LVDS input, positive
B
3
I
LVDS input, negative
GND
1, 7
–
Ground
NC
4, 6, 9
–
No connect
R
8
O
1.8/2.5 LVCMOS/3.3 LVTTL output
VCC
5
–
Core supply voltage
VDD
10
–
Output drive voltage
AVAILABLE OPTIONS
PART NUMBER
INTEGRATED TERMINATION
PACKAGE
PACKAGE MARKING
SN65LVDS4RSE
No
QFN
QXB
SPACER
The SN65LVDS4 is characterized for operation from –40°C to 85°C.
Table 2. FUNCTION TABLE
(1)
INPUTS
OUTPUT (1)
VID = VA – VB
R
VID ≥ 50 mV
H
VID ≤ –50 mV
L
H = high level, L = low level, ? = indeterminate
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011, Texas Instruments Incorporated
English Data Sheet: SLLSE15
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
RECEIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS
VDD
VDD
VCC
VCC
5Ω
R
A
B
ESD
ESD
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted) (1)
Values
PARAMETER
(2)
MIN
MAX
Units
–0.5
4
V
Receiver output voltage logic level and driver input voltage logic level supply,
VDD
–0.5
4
V
Input voltage range, VI
(A or B)
–0.5
VCC + 0.3
V
Output voltage, VO
(R)
–0.5
VDD + 0.3
V
Supply voltage range, VCC
Differential input voltage magnitude,
|VID|
1V
–12
Receiver output current, IO
12
mA
All pins
2000
V
Bus pins (A, B, Y, Z)
2000
V
500
V
Human-body model electrostatic discharge, HBM ESD (3)
Field-induced-charge device model electrostatic discharge, FCDM ESD
(4)
Continuous total power dissipation, PD
Storage Temperature Range (non operating)
(1)
(2)
(3)
(4)
2
See the Thermal Information Table
–65
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
Test method based upon JEDEC Standard 22, Test Method A114-A. Bus pins stressed with respect to GND and VCC separately.
Test method based upon EIA-JEDEC JESD22-C101C.
Copyright © 2011, Texas Instruments Incorporated
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
THERMAL INFORMATION
SN65LVDS4
THERMAL METRIC (1)
RSE
UNIT
10 PINS
θJA
Junction-to-ambient thermal resistance
171.2
°C/W
θJCtop
Junction-to-case (top) thermal resistance
60.7
°C/W
θJB
Junction-to-board thermal resistance
71.4
°C/W
ψJT
Junction-to-top characterization parameter
0.8
°C/W
ψJB
Junction-to-board characterization parameter
64.7
°C/W
θJCbot
Junction-to-case (bottom) thermal resistance
N/A
°C/W
(1)
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
RECOMMENDED OPERATING CONDITIONS
MIN
NOM
MAX
UNIT
VCC1.8
Core supply voltage
PARAMETER
1.62
1.8
1.98
V
VCC2.5
Core supply voltage
2.25
2.5
2.75
V
VDD1.8
Output drive voltage
1.62
1.8
1.98
V
VDD2.5
Output drive voltage
2.25
2.5
2.75
V
VDD3.3
Output drive voltage
3
3.3
3.6
V
TA
Operating free-air temperature
–40
85
°C
|VID|
Magnitude of differential input voltage
0.15
0.6
V
fop
Operating frequency range
10
250
MHz
|VINMAX|
Input voltage (any combination of input or common-mode
voltage) (1) See VINMAX.
0
VCC
V
(1)
TEST CONDITION
Any combination of input or common-mode voltage should not be below 0 V or above VCC.
Copyright © 2011, Texas Instruments Incorporated
3
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
RECEIVER ELECTRICAL CHARACTERISTICS
over recommended operating conditions, VCC = 2.5 V, VID = 150 mV–600 mV, VCM = VID/2 to VCC – VID/2 V, 10 pF load
(unless otherwise noted)
PARAMETER
VITH+
Positive-going differential input voltage threshold
VITH–
Negative-going differential input voltage threshold
VOH
High-level output voltage
VOL
Low-level output voltage
MIN (1)
TEST CONDITIONS
TYP (2) MAX
50
See Figure 1, VCC1.8 , VCC2.5
–50
VDD = 3.3V, IOH = –8 mA
VDD – 0.25
VDD = 2.5V, IOH = –6 mA
VDD – 0.25
VDD = 1.8 V, IOH = –4 mA
VDD – 0.25
UNIT
mV
V
VDD = 3.3 V, IOL = 8 mA
0.25
VDD = 2.5 V, IOL = 6 mA
0.25
VDD = 1.8 V, IOL = 4 mA
0.25
No load, steady state, VDD = 3.3 V, VID+
22
28
No load, steady state, VDD = 2.5 V, VID+
20
25
V
Pstatic
Static power
CI
Input capacitance
VI = 0.4 sin(4E6πt) + 0.5 V
4
pF
CO
Output capacitance
VI = 0.4 sin(4E6πt) + 0.5 V
4
pF
(1)
(2)
mW
The algebraic convention, in which the least positive (most negative) limit is designated as a minimum, is used in this data sheet.
All typical values are at 25°C .
RECEIVER ELECTRICAL CHARACTERISTICS
over recommended operating conditions, VCC = 1.8 V, VID = 150 mV–600 mV, VCM = VID/2 to VCC – VID/2 V, 10 pF load
(unless otherwise noted)
PARAMETER
VITH+
Positive-going differential input voltage threshold
VITH–
Negative-going differential input voltage threshold
VOH
High-level output voltage
VOL
Low-level output voltage
MIN (1)
TEST CONDITIONS
TYP (2) MAX
50
See Figure 1, VCC1.8 , VCC2.5
–50
VDD = 3.3V, IOH = –8 mA
VDD – 0.25
VDD = 2.5V, IOH = –6 mA
VDD – 0.25
VDD = 1.8 V, IOH = –4 mA
VDD – 0.25
UNIT
mV
V
VDD = 3.3 V, IOL = 8 mA
0.25
VDD = 2.5 V, IOL = 6 mA
0.25
VDD = 1.8 V, IOL = 4 mA
0.25
No load, steady state, VDD = 3.3 V, VID+
18
21
No load, steady state, VDD = 2.5 V, VID+
16
19
No load, steady state, VDD = 1.8 V, VID+
13
16
V
Pstatic
Static power
CI
Input capacitance
VI = 0.4 sin(4E6πt) + 0.5 V
4
pF
CO
Output capacitance
VI = 0.4 sin(4E6πt) + 0.5 V
4
pF
(1)
(2)
4
mW
The algebraic convention, in which the least positive (most negative) limit is designated as a minimum, is used in this data sheet.
All typical values are at 25°C .
Copyright © 2011, Texas Instruments Incorporated
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
RECEIVER SWITCHING CHARACTERISTICS
over recommended operating conditions, VCC = 2.5 V, VID = 150 mV–600 mV, VCM = VID/2 to VCC – VID/2 V, 10 pF load
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP (1) MAX
tPLH
Propagation delay time, low-to-high-level output
2.5
tPHL
Propagation delay time, high-to-low-level output
2.5
tsk(p)
Pulse skew (|tpHL – tpLH|) (2)
tr
Output signal rise time
tf
Output signal fall time
tjit
(1)
(2)
Residual jitter added
CL = 10 pF,
See Figure 3
ns
3.3
ns
240
ps
VDD = 3.3 V
550
VDD = 2.5 V
600
VDD = 3.3 V
550
VDD = 2.5 V
600
Carrier frequency = 122.8 MHz, input signal
amplitude = 500 mVpp sine wave, integration
bandwidth for rms jitter = 20 khz-20 MHz, VDD
= 2.5 V
UNIT
3.3
370
ps
ps
fs
All typical values are at 25°C.
tsk(p) is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
RECEIVER SWITCHING CHARACTERISTICS
over recommended operating conditions, VCC = 1.8 V, VID = 150 mV–600 mV, VCM = VID/2 to VCC – VID/2 V, 10 pF load
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP (1) MAX
UNIT
tPLH
Propagation delay time, low-to-high-level output
3.2
3.8
ns
tPHL
Propagation delay time, high-to-low-level output
3.2
3.8
ns
tsk(p)
Pulse skew (|tpHL – tpLH|) (2)
240
ps
tr
Output signal rise time
tf
tjit
(1)
(2)
Output signal fall time
Residual jitter added
CL = 10 pF,
See Figure 3
VDD = 3.3 V
550
VDD = 2.5 V
600
VDD = 1.8 V
750
VDD = 3.3 V
550
VDD = 2.5 V
600
VDD = 1.8 V
750
Carrier frequency = 122.8 MHz, input signal
amplitude = 500 mVpp sine wave, integration
bandwidth for rms jitter = 20 khz-20 MHz, VDD
= 1.8 V
370
ps
ps
fs
All typical values are at 25°C.
tsk(p) is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
Copyright © 2011, Texas Instruments Incorporated
5
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
PARAMETER MEASUREMENT INFORMATION
IIA
V
IA
)V
A
IO
IB
2
VIA
IIB
VID
B
VIC
R
VO
VIB
Figure 1. Receiver Voltage and Current Definitions
1000 Ω
100 Ω
1000 Ω
VIC
+
--
100 Ω †
VID
10 pF,
2 Places
VO
10 pF
† Remove for testing LVDT device.
NOTE: Input signal of 3 Mpps, duration of 167 ns, and transition time of <1 ns.
VIT+
0V
VID
–50 mV
VO
50 mV
VID
0V
VIT–
VO
NOTE: Input signal of 3 Mpps, duration of 167 ns, and transition time of <1 ns.
S0481-01
Figure 2. VIT+ and VIT- Input Voltage Threshold Test Circuit and Definitions
6
Copyright © 2011, Texas Instruments Incorporated
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
PARAMETER MEASUREMENT INFORMATION (continued)
VID
VIA
VIB
CL
10 pF
VO
VIA
1.4 V
VIB
1V
VID
0.4 V
0V
−0.4 V
tPHL
VO
tPLH
VOH
80%
0.5 VCC
20%
VOL
tf
A.
tf
All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate
(PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. CL includes instrumentation and fixture capacitance within 0,06 m of the
D.U.T.
Figure 3. Receiver Timing Test Circuit and Waveforms
Copyright © 2011, Texas Instruments Incorporated
7
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
TYPICAL CHARACTERISTICS
VICM = 1.2 V, VID = 300 mV, CL = 10 pF, input rise time and fall time = 1 ns, input frequency = 250 MHz, 50% duty cycle, TA
= 25°C, unless otherwise noted
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
3.5
1.25
1
Low-Level Output Voltage (V)
High-Level Output Voltage (V)
3
2.5
2
1.5
1
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
0.5
0
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
0
1
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
2
3
4
5
6
High-Level Output Current (mA)
7
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
0.75
0.5
0.25
0
−0.25
−0.5
8
0
1
2
3
4
5
6
Low-Level Output Current (mA)
7
8
G001
G002
Figure 4.
Figure 5.
HIGH- TO LOW-LEVEL
PROPAGATION DELAY TIME
vs
FREE-AIR TEMPERATURE
LOW- TO HIGH-LEVEL
PROPAGATION DELAY TIME
vs
FREE-AIR TEMPERATURE
2.7
2.8
2.7
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
2.65
Low-to-High Level Propagation Delay Time (dB)
High-to-Low Level Propagation Delay Time (ns)
2.9
2.6
2.5
2.4
2.3
2.2
2.1
2
1.9
−40
2.6
2.55
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
2.5
2.45
2.4
2.35
2.3
2.25
2.2
2.15
2.1
2.05
−20
0
20
40
Free-Air Temperature (°C)
60
2
−40
80
−20
0
20
40
Free-Air Temperature (°C)
G003
Figure 6.
8
60
80
G004
Figure 7.
Copyright © 2011, Texas Instruments Incorporated
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
TYPICAL CHARACTERISTICS (continued)
VICM = 1.2 V, VID = 300 mV, CL = 10 pF, input rise time and fall time = 1 ns, input frequency = 250 MHz, 50% duty cycle, TA
= 25°C, unless otherwise noted
RISE TIME
vs
CAPACITIVE LOAD
FALL TIME
vs
CAPACITIVE LOAD
800
800
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
700
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
700
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
600
Fall Time (ps)
Rise Time (ps)
600
500
400
500
400
300
300
200
200
100
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
5
7
9
11
13
15
17
Capacitive Load (pF)
19
100
21 22
5
7
9
11
13
15
17
Capacitive Load (pF)
19
21 22
G005
G006
Figure 8.
Figure 9.
SUPPLY CURRENT
vs
FREQUENCY
SUPPLY CURRENT
vs
TEMPERATURE
35
50
30
Supply Current (mA)
25
20
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
45
40
35
Supply Current (mA)
ICC,
ICC,
ICC,
ICC,
ICC,
IDD,
IDD,
IDD,
IDD,
IDD,
15
30
ICC,
ICC,
ICC,
ICC,
ICC,
IDD,
IDD,
IDD,
IDD,
IDD,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
25
20
15
10
10
5
5
0
0
50
100
150
Frequency (MHz)
200
250
0
−40
−20
0
20
40
Free-Air Temperature (°C)
G007
Figure 10.
Copyright © 2011, Texas Instruments Incorporated
60
80
G008
Figure 11.
9
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
TYPICAL CHARACTERISTICS (continued)
VICM = 1.2 V, VID = 300 mV, CL = 10 pF, input rise time and fall time = 1 ns, input frequency = 250 MHz, 50% duty cycle, TA
= 25°C, unless otherwise noted
PULSE SKEW
vs
TEMPERATURE
PULSE SKEW
vs
COMMON-MODE VOLTAGE
180
160
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
140
120
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
140
Pulse Skew (ps)
Pulse Skew (ps)
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
120
100
80
60
40
20
100
80
60
40
20
0
0
−20
−20
−40
−40
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
160
−20
0
20
40
Free-Air Temperature (°C)
60
−40
0.15
80
0.45
0.75
1.05
1.35
Common-Mode Input Voltage (V)
1.65
G009
G010
Figure 12.
Figure 13.
PULSE SKEW
vs
DIFFERENTIAL INPUT VOLTAGE
PROPAGATION DELAY, LOW-TO-HIGH
vs
COMMON-MODE VOLTAGE
3.1
160
140
120
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
Low-to-High Level Propagation Delay Time (ns)
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
Pulse Skew (ns)
100
80
60
40
20
0
−20
−40
0.15
0.2
0.25
0.3 0.35 0.4 0.45 0.5
Differential Input Voltage (V)
0.55
0.6
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
2.9
2.7
2.5
2.3
2.1
1.9
0.15
0.45
0.75
1.05
1.35
Common-Mode Input Voltage (V)
G011
Figure 14.
10
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
1.65
G012
Figure 15.
Copyright © 2011, Texas Instruments Incorporated
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
TYPICAL CHARACTERISTICS (continued)
VICM = 1.2 V, VID = 300 mV, CL = 10 pF, input rise time and fall time = 1 ns, input frequency = 250 MHz, 50% duty cycle, TA
= 25°C, unless otherwise noted
PROPAGATION DELAY, LOW-TO-HIGH
vs
DIFFERENTIAL INPUT VOLTAGE
PROPAGATION DELAY, HIGH-TO-LOW
vs
COMMON-MODE VOLTAGE
3.3
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
2.6
2.5
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
High-to-Low Level Propagation Delay Time (ns)
Low-to-High Level Propagation Delay Time (ns)
2.7
2.4
2.3
2.2
2.1
2
1.9
0.15
0.2
0.25
0.3 0.35 0.4 0.45 0.5
Differential Input Voltage (V)
0.55
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
3.1
2.9
2.7
2.5
2.3
2.1
1.9
0.15
0.6
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
0.45
0.75
1.05
1.35
Common-Mode Input Voltage (V)
G013
G014
Figure 16.
Figure 17.
PROPAGATION DELAY, HIGH-TO-LOW
vs
DIFFERENTIAL INPUT VOLTAGE
POWER
vs
FREQUENCY
90
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 1.8 V,
VCC = 2.5 V,
VCC = 2.5 V,
2.7
2.6
VDD = 1.8 V
VDD = 2.5 V
VDD = 3.3 V
VDD = 2.5 V
VDD = 3.3 V
VCC = 1.8 V, VDD = 2.5 V
VCC = 2.5 V, VDD = 3.3 V
80
70
2.5
60
Power (mW)
High-to-Low Level Propagation Delay Time (ns)
2.8
2.4
2.3
50
40
2.2
30
2.1
20
2
10
1.9
0.15
1.65
0.2
0.25
0.3 0.35 0.4 0.45 0.5
Differential Input Voltage (V)
0.55
0.6
0
0
50
100
150
Frequency (MHz)
G015
Figure 18.
Copyright © 2011, Texas Instruments Incorporated
200
250
G016
Figure 19.
11
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
APPLICATION INFORMATION
VINMAX
VCC
VDD
VIA
R
VICM
VIB
|VID| = |VIA –VIB|
VCC2.5
VIA (V)
1.25
1.2
2.2
2.25
0.05
0
VCC1.8
VCC2.5
(Note: Worst-Case VCC = 2.5 – 10% = 2.25 V)
VIB (V)
1.2
1.25
2.25
2.2
0
0.05
VID (mV)
50
50
50
50
50
50
VICM (V)
1.225
1.225
2.225
2.225
0.025
0.025
VIA (V)
1.5
0.9
1.65
2.25
0.6
0
VCC1.8
(Note: Worst-Case VCC = 1.8 – 10% =1.62 V)
VIA (V)
1.25
1.2
1.57
1.62
0.05
0
VIB (V)
1.2
1.25
1.62
1.57
0
0.05
VID (mV)
50
50
50
50
50
50
(Note: Worst-Case VCC = 2.5 – 10% = 2.25 V)
VICM (V)
1.225
1.225
1.595
1.595
0.025
0.025
VIA (V)
1.5
0.9
1.02
1.62
0.6
0
VIB (V)
0.9
1.5
2.25
1.65
0
0.6
VID (mV)
600
600
600
600
600
600
VICM (V)
1.2
1.2
1.95
1.95
0.3
0.3
(Note: Worst-Case VCC = 1.8 – 10% =1.62 V)
VIB (V)
0.9
1.5
1.62
1.02
0
0.6
VID (mV)
600
600
600
600
600
600
VICM (V)
1.2
1.2
1.32
1.32
0.3
0.3
Figure 20. Maximum Input Voltage Combination Allowed
POWER SUPPLY
There are two power supplies in SN65LVDS4, VCC which is the core power supply and VDD which is the output
drive power supply. For proper device operation it is recommended that VCC should be powered up first and
then VDD or VCC applied at the same time as VDD (VCC and VDD tied together). It is also recommended that
VCC should be equal to or less than VDD as shown in Table 3.
Table 3. Power Supply Acceptable Combinations
12
VCC (V)
VDD (V)
Recommended
1.8
1.8
yes
1.8
2.5
yes
1.8
3.3
yes
2.5
1.8
no
2.5
2.5
yes
2.5
3.3
yes
Copyright © 2011, Texas Instruments Incorporated
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
FAILSAFE
One of the most common problems with differential signaling applications is how the system responds when no
differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that
its output logic state can be indeterminate when the differential input voltage is between –50 mV and 50 mV and
within its recommended input common-mode voltage range.
Open circuit means that there is little or no input current to the receiver from the data line itself. This could be
when the driver is in a high-impedance state or the cable is disconnected. When this occurs, it is recommended
to have an external failsafe solution as shown in Figure 21. In the external failsafe solution, the A side is pulled to
VCC via a weak pullup resistor and the B side is pulled down via a weak pulldown resistor. This creates a voltage
offset and prevents the receiver from switching based on noise.
VCC
R1
100 W
R2
A
SN65
LVDS4
B
R3
Figure 21. Open-Circuit Failsafe of the LVDS Receiver
R1 and R3 Calculation With VCC = 1.8 V
Assume that an external failsafe bias of 25 mV is desired
Bias current in this case is = 25 mV/100 Ω = 250 µA
Next, determine the total resistance from VCC to ground = 1.8 V/250 µA = 7.2 kΩ
Keeping the common mode bias of 1.25 V to the receiver, the value of R3 = 1.25 V/250 µA = 5 kΩ
Thus, R1 = 2.2 kΩ
R1 and R3 Calculation With VCC = 2.5 V
Assume that an external failsafe bias of 25 mV is desired
Bias current in this case is = 25 mV/100 Ω = 250 µA
Next, determine the total resistance from VCC to ground = 2.5 V/250 µA = 10 kΩ
Keeping the common mode bias of 1.25 V to the receiver, the value of R3 = 1.25 V/250 µA = 5 kΩ
Thus, R1 = 5 kΩ
Copyright © 2011, Texas Instruments Incorporated
13
SN65LVDS4
ZHCS369 – JULY 2011
www.ti.com.cn
Parallel Terminated
100 Ω
100 Ω
Point to Point
100 Ω
Multidrop
100 Ω
Figure 22. Typical Application Circuits
14
Copyright © 2011, Texas Instruments Incorporated
PACKAGE OPTION ADDENDUM
www.ti.com
9-Nov-2013
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
SN65LVDS4RSER
ACTIVE
UQFN
RSE
10
3000
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
QXB
SN65LVDS4RSET
ACTIVE
UQFN
RSE
10
250
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
QXB
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
9-Nov-2013
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
重要声明
德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据
JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售
都遵循在订单确认时所提供的TI 销售条款与条件。
TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使
用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。
TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，
客户应提供充分的设计与操作安全措施。
TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权
限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用
此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。
对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行
复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。
在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明
示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。
客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法
律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障
及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而
对 TI 及其代理造成的任何损失。
在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用
的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。
TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。
只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面
向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有
法律和法规要求。
TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要
求，TI不承担任何责任。
产品
应用
数字音频
www.ti.com.cn/audio
通信与电信
www.ti.com.cn/telecom
放大器和线性器件
www.ti.com.cn/amplifiers
计算机及周边
www.ti.com.cn/computer
数据转换器
www.ti.com.cn/dataconverters
消费电子
www.ti.com/consumer-apps
DLP® 产品
www.dlp.com
能源
www.ti.com/energy
DSP - 数字信号处理器
www.ti.com.cn/dsp
工业应用
www.ti.com.cn/industrial
时钟和计时器
www.ti.com.cn/clockandtimers
医疗电子
www.ti.com.cn/medical
接口
www.ti.com.cn/interface
安防应用
www.ti.com.cn/security
逻辑
www.ti.com.cn/logic
汽车电子
www.ti.com.cn/automotive
电源管理
www.ti.com.cn/power
视频和影像
www.ti.com.cn/video
微控制器 (MCU)
www.ti.com.cn/microcontrollers
RFID 系统
www.ti.com.cn/rfidsys
OMAP应用处理器
www.ti.com/omap
无线连通性
www.ti.com.cn/wirelessconnectivity
德州仪器在线技术支持社区
www.deyisupport.com
IMPORTANT NOTICE
邮寄地址： 上海市浦东新区世纪大道 1568 号，中建大厦 32 楼 邮政编码： 200122
Copyright © 2013 德州仪器 半导体技术（上海）有限公司