ECE 301 – Digital Electronics
Constraints in Logic Circuit Design
(Lecture #14)
The slides included herein were taken from the materials accompanying
Fundamentals of Logic Design, 6th Edition, by Roth and Kinney,
and were used with permission from Cengage Learning.
Logic Circuits
●
Thus far, we have focused on the design of logic
circuits in terms of their logical behavior only.
●
When designing a logic circuit, we must also
consider several real-world constraints, including:
Spring 2011
–
Noise
–
Fan-out
–
Fan-in
–
Power consumption
–
Time delay
–
Transient behavior
ECE 301 - Digital Electronics
2
Representing Logic Levels
●
A voltage range is specified for each logic level.
VDD
Logic 1
V1,MIN
Undefined
Threshold voltages
V0,MAX
Logic 0
GND
Spring 2011
ECE 301 - Digital Electronics
3
Noise and Noise Margin
Spring 2011
ECE 301 - Digital Electronics
4
Noise
●
External noise sources can cause the logic gate
output voltages to deviate from their expected values.
noise
●
VOH
VIH
VOL
VIL
As a result, the voltages may be misinterpretted.
Spring 2011
–
An output low voltage not interpreted as a logic 0
–
An output high voltage not interpreted as a logic 1
ECE 301 - Digital Electronics
5
Noise Margin
●
Must select logic gates to allow the logic circuit to
function properly even in the presence of noise.
●
The noise margin is the amount of noise that the logic
circuit can withstand while still functioning properly.
●
It is a measure of the noise immunity provided by the
logic circuit.
●
The noise margin is defined for both logic 1 and logic 0
Spring 2011
–
NMH = VOH – VIH
High noise margin
–
NML = VIL – VOL
Low noise margin
ECE 301 - Digital Electronics
6
Noise Margin
VDD
VDD
VDD
Logic 1
Logic 1
VOH
VOH
VIH
VIH
Undef
Undef
VIL
VIL
Logic 0
GND
Spring 2011
VOL
VOL
NML
Logic 0
GND
Input
NMH
GND
Output
ECE 301 - Digital Electronics
Noise Margin
7
Noise Margin
●
●
The noise margin must be positive, for both logic 1
and logic 0, for the circuit to function properly.
–
VOH (driver) > VIH (load)
–
VOL (driver) < VIL (load)
A negative noise margin implies that the voltage
output by the driving gate will not be interpreted
properly by the load gate(s).
VOH
VOH + noise
VOL
VOL + noise
Driver
Spring 2011
Load
ECE 301 - Digital Electronics
8
Example: Noise Margin
Calculate NMH and NML
when a 74LS08 drives a 74LS32.
Spring 2011
ECE 301 - Digital Electronics
9
Example: Noise Margin
VOH, VOL
Spring 2011
ECE 301 - Digital Electronics
10
Example: Noise Margin
VIH, VIL
Spring 2011
ECE 301 - Digital Electronics
11
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
VOH
VOL
2.7V
0.4V
VIH
2.0V
VIL
NMH
NML
0.7V
0.4V
0.8V
ECE 301 - Digital Electronics
12
Example: Noise Margin
Calculate NMH and NML
when a 74HC32 drives a 74LS08.
Spring 2011
ECE 301 - Digital Electronics
13
Example: Noise Margin
74HC32
VOH, VOL
Spring 2011
ECE 301 - Digital Electronics
14
Example: Noise Margin
VIH, VIL
Spring 2011
ECE 301 - Digital Electronics
15
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
VOH
VOL
4.18V
0.26V
VIH
2.0V
VIL
NMH
NML
2.18V
0.54V
0.8V
ECE 301 - Digital Electronics
16
Example: Noise Margin
Calculate NMH and NML
when a 74LS08 drives a 74HC32.
Spring 2011
ECE 301 - Digital Electronics
17
Example: Noise Margin
VOH, VOL
Spring 2011
ECE 301 - Digital Electronics
18
Example: Noise Margin
74HC32
VIH, VIL
Spring 2011
ECE 301 - Digital Electronics
19
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
VOH
VOL
2.7V
0.4V
VIH
3.15V
VIL
NMH
NML
- 0.45V
0.95
1.35V
ECE 301 - Digital Electronics
20
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
VOH
VOL
2.7V
0.4V
VIH
2.0V
2.7V
NML
0.7V
0.4V
- 0.45V
0.95
2.18V
0.54V
1.35V
0.26V
2.0V
NMH
0.8V
0.4V
3.15V
4.18V
VIL
0.8V
ECE 301 - Digital Electronics
21
Fan-out
Spring 2011
ECE 301 - Digital Electronics
22
Fan-out
To the input of n logic gates
●
Fan-out is the number of logic gate inputs that can be
properly driven by a single logic gate output.
Spring 2011
ECE 301 - Digital Electronics
23
Fan-out
●
Logic gates can sink and source a limited amount of
current, both at the input and the output.
●
These currents are defined in terms of four
parameters
–
IOH = output high current
IIH = input high current
–
IOL = output low current
IIL = input low current
●
These are specified in the data sheet for the
corresponding logic gate.
●
They differ from one logic family to another.
Spring 2011
ECE 301 - Digital Electronics
24
Fan-out
●
Fan-out is limited by the output current of the driving
gate and the input current of the load gates.
●
Fan-out is calculated, simply, as the ratio of the
output current (of the driving gate) to the total input
current (of the load gates).
●
It must be calculated for both the logic 1 output (highstate) and the logic 0 output (low-state).
●
Both must be considered when designing a logic
circuit.
–
Spring 2011
Select the worst-case as the limit.
ECE 301 - Digital Electronics
25
Fan-out
●
Low-state Fan-out =
Floor[ IOL_max (driver) / IIL_max (load) ]
●
High-state Fan-out =
Floor[ IOH_max (driver) / IIH_max (load) ]
Spring 2011
ECE 301 - Digital Electronics
26
Example: Fan-out
Calculate the fan-out
when a 74LS08 drives one or more 74LS32.
Spring 2011
ECE 301 - Digital Electronics
27
Example: Fan-out
IOH, IOL
Spring 2011
ECE 301 - Digital Electronics
28
Example: Fan-out
IIH, IIL
Spring 2011
ECE 301 - Digital Electronics
29
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
IOH
IOL
0.4 mA
8 mA
IIH
IIL
FOH
FOL
20
22.2
20 µA 0.36 mA
ECE 301 - Digital Electronics
30
Example: Fan-out
Calculate the fan-out
when a 74HC32 drives one or more 74LS08.
Spring 2011
ECE 301 - Digital Electronics
31
Example: Fan-out
74HC32
IOH, IOL
Spring 2011
ECE 301 - Digital Electronics
32
Example: Fan-out
IIH, IIL
Spring 2011
ECE 301 - Digital Electronics
33
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
IOH
IOL
IIH
IIL
4.0 mA 4.0 mA
FOH
FOL
200
11.1
20 µA 0.36 mA
ECE 301 - Digital Electronics
34
Example: Fan-out
Calculate the fan-out
when a 74LS08 drives one or more 74HC32.
Spring 2011
ECE 301 - Digital Electronics
35
Example: Fan-out
IOH, IOL
Spring 2011
ECE 301 - Digital Electronics
36
Example: Fan-out
74HC32
IIH, IIL
Spring 2011
ECE 301 - Digital Electronics
37
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
IOH
IOL
0.4 mA
8 mA
IIH
1 µA
IIL
FOH
FOL
400
8000
1 µA
ECE 301 - Digital Electronics
38
Example: Noise Margin
Gate
LS08
LS32
LS08
HC32
HC32
LS08
Spring 2011
IOH
IOL
0.4 mA
8 mA
IIH
IIL
FOH
FOL
20
22.2
400
8000
200
11.1
20 µA 0.36 mA
0.4 mA
8 mA
1 µA
1 µA
4.0 mA 4.0 mA
20 µA 0.36 mA
ECE 301 - Digital Electronics
39
Fan-out
●
Exceeding fan-out limit leads to
–
Increase in output-low voltage (VOL)
●
–
Decrease in output-high voltage (VOH)
●
–
Spring 2011
And possibly the wrong logic state
Increase in temperature
●
–
And possibly the wrong logic state
And possible destruction of the circuit / device
Increase in propagation delay
ECE 301 - Digital Electronics
40
Effect of Fan-out on Gate Delay
V f for n = 1
VDD
V f for n = 4
Gnd
0
Time
(c) Propagation times for different values of n
Spring 2011
ECE 301 - Digital Electronics
41
Electrical Constraints
●
Devices in the same logic family have the same
electrical characteristics.
●
Devices in different logic families often have different
electrical characteristics.
●
In order to interconnect devices of different logic
families:
–
Must consider the noise margin
●
–
Must consider the fan-out
●
Spring 2011
voltage constraint
current constraint
ECE 301 - Digital Electronics
42
Fan-in
Spring 2011
ECE 301 - Digital Electronics
43
Fan-in
●
Fan-in is the number of inputs to a logic gate.
●
It is limited by
●
–
Silicon area
–
Input capacitance
Thus, when designing a logic circuit, we must consider
the practical limit on the fan-in of the logic gates.
–
Cannot assume that an n-input logic gate is available
●
Spring 2011
where n is large.
ECE 301 - Digital Electronics
44
Fan-in
●
●
As we have already seen,
–
A SOP expression is most easily realized using a
two-level AND-OR circuit
–
A POS expression is most easily realized using a
two-level OR-AND circuit
However, if the logic circuit requires logic gates that
exceed the fan-in limit, an alternate design will be
necessary.
Spring 2011
–
Manipulate the Boolean expression
–
Realize using a multiple-level circuit
ECE 301 - Digital Electronics
45
Example: Fan-in
Design a combinational logic circuit using 3-input
NOR gates only, for the following logic function:
F(A,B,C,D) = Π M(1, 2, 6, 7, 11, 12, 13)
Spring 2011
ECE 301 - Digital Electronics
46
Example: Fan-in
F = [b + d′ + (a + c)(a′ + c′)][a + c′ + b′d][a′ + b′ + c]
Spring 2011
ECE 301 - Digital Electronics
47
Questions?
Spring 2011
ECE 301 - Digital Electronics
48