Product
Folder
Sample &
Buy
Tools &
Software
Technical
Documents
Support &
Community
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
TLVx333 2μV VOS、0.02μV/°C、
、17μA、
、CMOS 运算放大器
零漂移系列
1 特性
•
•
•
•
•
•
•
•
•
1
3 说明
无与伦比的性价比
低偏移电压：2μV
零点漂移：0.02μV/°C
低噪声：1.1 μVPP，0.1Hz 至 10Hz
静态电流：17μA
电源电压：1.8V 至 5.5V
轨到轨输入/输出
内部电磁干扰 (EMI) 滤波功能
微型封装：SOT23、SC70
TLV333（单通道版本）提供 SC70-5、SOT23-5 和
SOIC-8 三种封装。TLV2333（双通道版本）提供
VSSOP-8 和 SOIC-8 两种封装。TLV4333 提供标准
SOIC-14 和 TSSOP-14 两种封装。所有器件版本的额
定工作温度范围均为 -40°C 至 +125°C。
2 应用
•
•
•
•
•
•
•
TLVx333 系列 CMOS 运算放大器不但具备精密的性
能，而且价格极具竞争力。这些器件属于采用专有自动
校准技术的零漂移系列放大器，在整个时间和温度范围
内的偏移电压非常低（最大 15μV）且几乎零漂移，并
且静态电流只有 28μA。TLVx333 系列放大器具有轨到
轨输入/输出以及几乎不变的 1/f 噪声特性，因此是许多
应用的理想选择，更容易设计到系统中。这些器件经过
优化，适合在 1.8V (±0.9V) 至 5.5V (±2.75V) 的低压
状态下工作。
电池供电仪器
温度测量
变频器应用
电子称
医疗仪表
手持测试设备
电流感测
器件信息(1)
部件号
TLV333
TLV2333
TLV4333
封装尺寸（标称值）
SOIC (8)
4.90mm x 3.91mm
SOT-23 (5)
2.90mm x 1.60mm
SC70 (5)
2.00mm × 1.25mm
SOIC (8)
4.90mm x 3.91mm
VSSOP (8)
3.00mm × 3.00mm
SOIC (14)
8.65mm × 3.91mm
TSSOP (14)
5.00mm x 4.40mm
(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。
500 nV/div
0.1Hz 至 10Hz 噪声
封装
1 s/div
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
English Data Sheet: SBOS751
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
目录
1
2
3
4
5
6
7
8
特性 ..........................................................................
应用 ..........................................................................
说明 ..........................................................................
修订历史记录 ...........................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
6
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
6
6
6
7
7
7
8
9
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information: TLV333 ...................................
Thermal Information: TLV2333 .................................
Thermal Information: TLV4333 .................................
Electrical Characteristics: VS = 1.8 V to 5.5 V ..........
Typical Characteristics ..............................................
8.3 Feature Description................................................. 12
8.4 Device Functional Modes........................................ 14
9
Application and Implementation ........................ 15
9.1 System Examples ................................................... 15
10 Power Supply Recommendations ..................... 16
11 Layout................................................................... 16
11.1 Layout Guidelines ................................................. 16
11.2 Layout Example .................................................... 17
12 器件和文档支持 ..................................................... 18
12.1
12.2
12.3
12.4
12.5
12.6
12.7
Detailed Description ............................................ 12
器件支持................................................................
文档支持................................................................
相关链接................................................................
社区资源................................................................
商标 .......................................................................
静电放电警告.........................................................
Glossary ................................................................
18
18
18
18
18
18
19
13 机械、封装和可订购信息 ....................................... 19
8.1 Overview ................................................................. 12
8.2 Functional Block Diagram ....................................... 12
4 修订历史记录
2
日期
修订版本
注释
2015 年 12 月
*
最初发布版本。
Copyright © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
5 Device Comparison Table
PACKAGE-LEADS
DEVICE
NO. OF
CHANNELS
SOIC
SOT23
SC70
VSSOP
TSSOP
TLV333
1
8
5
5
—
—
TLV2333
2
8
—
—
8
—
TLV4333
4
14
—
—
—
14
6 Pin Configuration and Functions
DBV Package: TLV333
5-Pin SOT23
Top View
OUT
1
V-
2
+IN
3
5
4
DCK Package: TLV333
5-Pin SC70
Top View
V+
+IN
1
V-
2
-IN
3
-IN
5
V+
4
OUT
D Package: TLV333
8-Pin SOIC
Top View
(1)
(1)
(1)
1
8
NC
-IN
2
7
V+
+IN
3
6
OUT
V-
4
5
NC
NC
(1)
NC denotes no internal connection.
Pin Functions: TLV333
PIN
NO.
NAME
I/O
DESCRIPTION
DBV
(SOT23)
DCK
(SC70)
D
(SOIC)
–IN
4
3
2
I
Inverting input
+IN
3
1
3
I
Noninverting input
NC
—
—
1, 5, 8
—
No internal connection (can be left floating)
OUT
1
4
6
O
Output
V–
2
2
4
—
Negative (lowest) power supply
V+
5
5
7
—
Positive (highest) power supply
Copyright © 2015, Texas Instruments Incorporated
3
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
D Package: TLV2333
8-Pin SOIC, VSSOP
Top View
OUT A
1
8
V+
7
OUT B
A
-IN A
2
B
+IN A
3
6
-IN B
V-
4
5
+IN B
Pin Functions: TLV2333
PIN
NO.
I/O
DESCRIPTION
NAME
D
(SOIC, VSSOP)
–IN A
2
I
Inverting input, channel A
+IN A
3
I
Noninverting input, channel A
–IN B
6
I
Inverting input, channel B
+IN B
5
I
Noninverting input, channel B
OUT A
1
O
Output, channel A
OUT B
7
O
Output, channel B
V–
4
—
Negative (lowest) power supply
V+
8
—
Positive (highest) power supply
4
Copyright © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
D Package: TLV4333
14-Pin SOIC
Top View
OUT A
1
-IN A
2
+IN A
PW Package: TLV4333
14-Pin TSSOP
Top View
OUT A
1
14
OUT D
-IN D
-IN A
2
13
-IN D
12
+IN D
+IN A
3
12
+IN D
11
V-
V+
4
11
V-
10
+IN C
+IN B
5
10
+IN C
-IN B
6
9
-IN C
OUT B
7
8
OUT C
14
OUT D
13
3
V+
4
+IN B
5
A
D
B
C
-IN B
6
9
-IN C
OUT B
7
8
OUT C
Pin Functions: TLV4333
PIN
NAME
NO.
I/O
DESCRIPTION
D (SOIC)
PW (TSSOP)
–IN A
2
2
I
Inverting input, channel A
+IN A
3
3
I
Noninverting input, channel A
–IN B
6
6
I
Inverting input, channel B
+IN B
5
5
I
Noninverting input, channel B
–IN C
9
9
I
Inverting input, channel C
+IN C
10
10
I
Noninverting input, channel C
–IN D
13
13
I
Inverting input, channel D
+IN D
12
12
I
Noninverting input, channel D
OUT A
1
1
O
Output, channel A
OUT B
7
7
O
Output, channel B
OUT C
8
8
O
Output, channel C
OUT D
14
14
O
Output, channel D
V–
11
11
—
Negative (lowest) power supply
V+
4
4
—
Positive (highest) power supply
Copyright © 2015, Texas Instruments Incorporated
5
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
Supply voltage
Signal input pins (2)
(V–) –0.3
(V+) + 0.3
V
Current
–10
10
mA
Operating
–40
150
Junction
150
Storage, Tstg
(3)
V
Continuous
Temperature
(2)
UNIT
7
Voltage
Output short-circuit (3)
(1)
MAX
VS = (V+) – (V–)
–65
°C
150
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails must be
current limited to 10 mA or less.
Short-circuit to ground, one amplifier per package.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±4000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
VS
6
NOM
MAX
UNIT
Supply voltage
1.8
5.5
V
Specified temperature range
–40
125
°C
Copyright © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
7.4 Thermal Information: TLV333
TLV333
THERMAL METRIC
(1)
D
(SOIC)
DBV
(SOT23)
DCK
(SC70)
8 PINS
5 PINS
5 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
140.1
220.8
298.4
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
89.8
97.5
65.4
°C/W
RθJB
Junction-to-board thermal resistance
80.6
61.7
97.1
°C/W
ψJT
Junction-to-top characterization parameter
28.7
7.6
0.8
°C/W
ψJB
Junction-to-board characterization parameter
80.1
61.1
95.5
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
n/a
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
7.5 Thermal Information: TLV2333
TLV2333
THERMAL METRIC
(1)
D
(SOIC)
DGK
(VSSOP)
8 PINS
8 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
124.0
180.3
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
73.7
48.1
°C/W
RθJB
Junction-to-board thermal resistance
64.4
100.9
°C/W
ψJT
Junction-to-top characterization parameter
18.0
2.4
°C/W
ψJB
Junction-to-board characterization parameter
63.9
99.3
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
7.6 Thermal Information: TLV4333
TLV4333
THERMAL METRIC
(1)
D
(SOIC)
PW
(TSSOP)
UNIT
14 PINS
14 PINS
RθJA
Junction-to-ambient thermal resistance
83.8
120.8
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
70.7
34.3
°C/W
RθJB
Junction-to-board thermal resistance
59.5
62.8
°C/W
ψJT
Junction-to-top characterization parameter
11.6
1.0
°C/W
ψJB
Junction-to-board characterization parameter
37.7
56.5
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Copyright © 2015, Texas Instruments Incorporated
7
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
7.7 Electrical Characteristics: VS = 1.8 V to 5.5 V
at TA = 25°C, RL = 10 kΩ connected to mid-supply, and VCM = VOUT = mid-supply (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
2
15
UNIT
OFFSET VOLTAGE
VOS
Input offset voltage (1)
VS = 5 V
dVOS/dT
VOS vs temperature
TA = –40°C to +125°C
PSRR
VOS vs power supply
VS = 1.8 V to 5.5 V
Long-term stability
0.02
1
(2)
1
Channel separation, dc
µV
µV/°C
8
(2)
µV/V
µV
0.1
µV/V
INPUT BIAS CURRENT
IB
Input bias current
Input bias current over temperature
IOS
TA = –40°C to +125°C
Input offset current
±70
pA
±150
pA
±140
pA
NOISE
en
Input voltage noise density
Input voltage noise
in
Input current noise
f = 1 kHz
55
f = 0.01 Hz to 1 Hz
0.3
f = 0.1 Hz to 10 Hz
1.1
f = 10 Hz
100
nV/√Hz
µVPP
fA/√Hz
INPUT VOLTAGE RANGE
VCM
Common-mode voltage range
CMRR
Common-mode rejection ratio
(V–) – 0.1
(V–) – 0.1 V < VCM < (V+) + 0.1 V
102
(V+) + 0.1
115
V
dB
INPUT CAPACITANCE
Differential
2
Common-mode
4
pF
OPEN-LOOP GAIN
AOL
Open-loop voltage gain
(V–) + 0.1 V< VO < (V+) – 0.1 V
102
130
dB
FREQUENCY RESPONSE
GBW
Gain-bandwidth product
CL = 100 pF
350
kHz
SR
Slew rate
G=1
0.16
V/µs
Voltage output swing from rail
TA = –40°C to +125°C
OUTPUT
ISC
Short-circuit current
CL
Capacitive load drive
ZO
Open-loop output impedance
30
70
±5
mV
mA
See Typical Characteristics
f = 350 kHz, IO = 0 mA
2
kΩ
POWER SUPPLY
VS
Specified voltage range
IQ
Quiescent current per amplifier
IO = 0 mA, TA = –40°C to +125°C
1.8
Turn-on time
VS = 5 V
17
5.5
V
28
µA
100
µs
TEMPERATURE RANGE
(1)
(2)
8
Specified range
–40
125
°C
Operating range
–40
150
°C
Storage range
–65
150
°C
Specified by design and characterization. Amplifiers are 100% production screened at 25°C to reduce defective units.
300-hour life test at 150°C demonstrated randomly distributed variation of approximately 1 µV.
Copyright © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
7.8 Typical Characteristics
at TA = 25°C, CL = 0 pF, RL = 10 kΩ connected to mid-supply, VCM = VOUT = mid-supply (unless otherwise noted)
120
250
100
200
AOL (dB)
150
Phase
60
100
40
50
Phase (°)
Population
80
Gain
20
0
-50
-20
24
18
21
12
15
6
9
0
3
-3
-9
-6
-15
-12
-21
-18
-24
0
-100
10
100
1k
10k
100k
1M
Frequency (Hz)
Offset Voltage (mV)
Figure 1. Offset Voltage Production Distribution
Figure 2. Open-Loop Gain vs Frequency
140
120
120
100
+PSRR
PSRR (dB)
CMRR (dB)
100
80
60
-PSRR
80
60
40
40
20
20
0
0
1
10
100
1k
10k
100k
1
1M
10
100
Frequency (Hz)
Figure 3. Common-Mode Rejection Ratio vs Frequency
3
10k
100k
1M
Figure 4. Power-Supply Rejection Ratio vs Frequency
210
VS = ±2.75 V
VS = ±0.9 V
2
205
200
-40°C
+25°C
+125°C
0
-IB
195
1
+25°C
IB (pA)
Output Swing (V)
1k
Frequency (Hz)
-40°C
-1
-190
+125°C
+25°C
-2
-195
+IB
-200
-205
-40°C
-3
190
-210
0
1
2
3
4
5
6
7
8
9
10
Output Current (mA)
Figure 5. Output Voltage Swing vs Output Current
Copyright © 2015, Texas Instruments Incorporated
0
1
2
3
4
5
Common-Mode Voltage (V)
Figure 6. Input Bias Current vs Common-Mode Voltage
9
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
Typical Characteristics (continued)
at TA = 25°C, CL = 0 pF, RL = 10 kΩ connected to mid-supply, VCM = VOUT = mid-supply (unless otherwise noted)
250
25
-IB
200
VS = 5.5 V
-IB
150
20
100
VS = 1.8 V
VS = 5.5 V
VS = 1.8 V
0
-50
15
IQ (mA)
IB (pA)
50
10
-100
+IB
-150
5
-200
+IB
-250
0
-25
-50
0
25
50
75
100
125
-50
-25
Temperature (°C)
75
100
125
Output Voltage (50 mV/div)
Output Voltage (1 V/div)
Time (50 ms/div)
Time (5 ms/div)
G = 1, RL = 10 kΩ
Figure 9. Large-Signal Step Response
Figure 10. Small-Signal Step Response
0
Input
2 V/div
2 V/div
50
Figure 8. Quiescent Current vs Temperature
G = 1, RL = 10 kΩ
1 V/div
Output
10 kW
1 V/div
25
Temperature (°C)
Figure 7. Input Bias Current vs Temperature
10
0
2.5 V
Input
0
0
10 kW
2.5 V
1 kW
1 kW
0
Output
OPA330
OPA330
-2.5 V
-2.5 V
Time (50 ms/div)
Time (50 ms/div)
Figure 11. Positive Overvoltage Recovery
Figure 12. Negative Overvoltage Recovery
Copyright © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
Typical Characteristics (continued)
at TA = 25°C, CL = 0 pF, RL = 10 kΩ connected to mid-supply, VCM = VOUT = mid-supply (unless otherwise noted)
40
600
35
500
Overshoot (%)
Settling Time (ms)
30
400
300
200
0.001%
25
20
15
10
100
5
0.01%
0
0
1
10
10
100
100
1000
Load Capacitance (pF)
Gain (dB)
4-V step
Figure 14. Small-Signal Overshoot vs Load Capacitance
Figure 13. Settling Time vs Closed-Loop Gain
500 nV/div
1000
Continues with no 1/f (flicker) noise.
Current Noise
100
100
Voltage Noise
10
10
1
1 s/div
Current Noise (fA/ÖHz)
Voltage Noise (nV/ÖHz)
1000
10
100
1k
10k
Frequency (Hz)
Figure 16. Current and Voltage Noise Spectral Density vs
Frequency
Figure 15. 0.1-Hz to 10-Hz Noise
50
Input Bias Current (mA)
40
30
Normal Operating Range
(see the Input Differential
Voltage section in the
Applications Information)
20
10
0
-10
-20
-30
Over-Driven Condition
Over-Driven Condition
-40
-50
-1V -800
-600 -400 -200
0
200
400
600
800
Input Differential Voltage (mV)
Figure 17. Input Bias Current vs Input Differential Voltage
Copyright © 2015, Texas Instruments Incorporated
11
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
8 Detailed Description
8.1 Overview
The TLVx333 series of low-cost operational amplifiers are unity-gain stable and free from unexpected output
phase reversal. These devices use a proprietary auto-calibration technique to provide low offset voltage and very
low drift over time and temperature. The TLVx333 family also offers rail-to-rail input and output and near-flat 1/f
noise. These features make this series of op amps ideal for many applications and much easier to design into a
wide variety of systems.
8.2 Functional Block Diagram
C2
CHOP1
GM1
CHOP2
Notch
Filter
GM2
GM3
OUT
+IN
IN
GM_FF
C1
8.3 Feature Description
The TLV333, TLV2333, and TLV4333 are unity-gain stable, precision operational amplifiers free from unexpected
output phase reversal. The use of proprietary zero-drift circuitry gives the benefit of low input offset voltage over
time and temperature, as well as lowering the 1/f noise component. As a result of the high PSRR, these devices
work well in applications that run directly from battery power without regulation. The TLV333 family is optimized
for low-voltage, single-supply operation. These miniature, high-precision, low quiescent current amplifiers offer
high-impedance inputs that have a common-mode range 100 mV beyond the supplies and a rail-to-rail output
that swings within 100 mV of the supplies under normal test conditions. The TLV333 series are precision
amplifiers for cost-sensitive applications.
8.3.1 Operating Voltage
The TLV333 series op amps can be used with single or dual supplies from an operating range of VS = 1.8 V
(±0.9 V) up to 5.5 V (±2.75 V). Supply voltages greater than 7 V can permanently damage the device; see the
Absolute Maximum Ratings table. Key parameters that vary over the supply voltage or temperature range are
listed in the Typical Characteristics section.
12
Copyright © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
Feature Description (continued)
8.3.2 Input Voltage
The TLV333, TLV2333, and TLV4333 input common-mode voltage range extends 0.1 V beyond the supply rails.
The TLV333 is designed to cover the full range without the troublesome transition region found in some other
rail-to-rail amplifiers.
Typically, input bias current is approximately 200 pA; however, input voltages that exceed the power supplies
can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power
supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input
resistor, as shown in Figure 18.
5V
IOVERLOAD
10 mA max
VOUT
Device
VIN
5 kW
NOTE: A current-limiting resistor required if the input voltage exceeds the supply rails by ≥ 0.3 V.
Figure 18. Input Current Protection
8.3.3 Internal Offset Correction
The TLV333, TLV2333, and TLV4333 op amps use an auto-calibration technique with a time-continuous, 125kHz op amp in the signal path. This amplifier is zero-corrected every 8 µs using a proprietary technique. Upon
power-up, the amplifier requires approximately 100 μs to achieve specified VOS accuracy. This design has no
aliasing or flicker noise.
8.3.4 Achieving Output Swing to the Op Amp Negative Rail
Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as 2.5 V) with
excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V,
near the lower output swing limit of a single-supply op amp. A good single-supply op amp can swing close to
single-supply ground, but does not reach ground. The output of the TLV333, TLV2333, and TLV4333 can be
made to swing to ground, or slightly below, on a single-supply power source. This swing to ground requires the
use of another resistor and an additional, more negative, power supply than the op amp negative supply.
Connect a pull-down resistor between the output and the additional negative supply to pull the output down
below the value that the output can otherwise achieve, as shown in Figure 19.
V+ = 5 V
Device
VOUT
VIN
RP = 20 kW
Op Amp V- = GND
-5 V
Additional
Negative
Supply
Figure 19. For VOUT Range to Ground
Copyright © 2015, Texas Instruments Incorporated
13
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
Feature Description (continued)
The TLV333, TLV2333, and TLV4333 have an output stage that allows the output voltage to be pulled to its
negative supply rail, or slightly below, using the technique previously described. This technique only works with
some types of output stages. The TLV333, TLV2333, and TLV4333 are characterized to perform with this
technique; the recommended resistor value is approximately 20 kΩ. Note that this configuration increases the
current consumption by several hundreds of microamps. Accuracy is excellent down to 0 V and as low as –2 mV.
Limiting and nonlinearity occur below –2 mV, but excellent accuracy returns when the output is again driven
above –2 mV. Lowering the resistance of the pull-down resistor allows the op amp to swing even further below
the negative rail. Resistances as low as 10 kΩ can be used to achieve excellent accuracy down to –10 mV.
8.3.5 Input Differential Voltage
The typical input bias current of the TLV333 during normal operation is approximately 200 pA. In overdriven
conditions, the bias current can increase significantly (see Figure 17).The most common cause of an overdriven
condition occurs when the op amp is outside of the linear range of operation. When the output of the op amp is
driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input
voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes
inside the front-end input chopping switches that combine with 10-kΩ electromagnetic interference (EMI) filter
resistors to create the equivalent circuit shown in Figure 20. Notice that the input bias current remains within
specification within the linear region.
10 kW
Clamp
+IN
Core
-IN
10 kW
Figure 20. Equivalent Input Circuit
8.3.6 EMI Susceptibility and Input Filtering
Operational amplifiers vary in their susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc
offset observed at the amplifier output may shift from its nominal value when EMI is present. This shift is a result
of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin
functions can be affected by EMI, the input pins are likely to be the most susceptible. The TLV333 operational
amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both
common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff
frequency of approximately 8 MHz (–3 dB), with a roll-off of 20 dB per decade.
8.4 Device Functional Modes
The TLV333 devices have a single functional mode. These devices are powered on as long as the power-supply
voltage is between 1.8 V (±0.9 V) and 5.5 V (±2.75 V).
14
Copyright © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 System Examples
Figure 21 shows the basic configuration for a bridge amplifier.
A low-side current shunt monitor is shown in Figure 22.
VEX
R1
5V
R R
R R
Device
VOUT
R1
VREF
Figure 21. Single Op Amp Bridge Amplifier
3V
5V
REF3130
Load
R2
49.9 kW
R1
4.99 kW
R6
71.5 kW
V
ILOAD
RSHUNT
1W
RN
56 W
Device
R4
48.7 kW
R3
4.99 kW
ADS1100
R7
1.18 kW
Stray Ground-Loop Resistance
RN
56 W
2
IC
(PGA Gain = 4)
FS = 3 V
NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.
Figure 22. Low-Side Current Monitor
RN are operational resistors used to isolate the ADS1100 from the noise of the digital I2C bus. Because the
ADS1100 is a 16-bit converter, a precise reference is essential for maximum accuracy. If absolute accuracy is
not required, and the 5-V power supply is sufficiently stable, the REF3130 can be omitted.
Figure 23 shows the TLV333 in a typical thermistor circuit.
100 kW
1 MW
3V
1 MW
60 kW
NTC
Thermistor
Device
Figure 23. Thermistor Measurement
Copyright © 2015, Texas Instruments Incorporated
15
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
10 Power Supply Recommendations
The TLV333 is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply from
–40°C to +125°C. The Typical Characteristics section presents parameters that can exhibit significant variance
with regard to operating voltage or temperature.
CAUTION
Supply voltages larger than 7 V can permanently damage the device (see the Absolute
Maximum Ratings table).
Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the Layout
section.
11 Layout
11.1 Layout Guidelines
11.1.1 General Layout Guidelines
Attention to good layout practice is always recommended. Keep traces short and, when possible, use a printed
circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible.
Place a 0.1-μF capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to
improve performance and to provide benefits such as reducing the electromagnetic interference (EMI)
susceptibility.
For lowest offset voltage and precision performance, circuit layout and mechanical conditions must be optimized.
Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed
from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring
they are equal on both input terminals. Other layout and design considerations include:
• Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
• Thermally isolate components from power supplies or other heat sources.
• Shield op amp and input circuitry from air currents, such as cooling fans.
Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause
thermoelectric voltages of 0.1 μV/°C or higher, depending on materials used.
16
版权 © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
11.2 Layout Example
+
VIN
VOUT
RG
RF
(Schematic Representation)
Run the input traces
as far away from
the supply lines
as possible
Place components
close to device and to
each other to reduce
parasitic errors
VS+
RF
N/C
N/C
GND
±IN
V+
VIN
+IN
OUTPUT
V±
N/C
RG
Use low-ESR,
ceramic bypass
capacitor
GND
VS±
GND
Use low-ESR, ceramic
bypass capacitor
VOUT
Ground (GND) plane on another layer
Figure 24. Layout Example
版权 © 2015, Texas Instruments Incorporated
17
TLV333, TLV2333, TLV4333
ZHCSEE6 – DECEMBER 2015
www.ti.com.cn
12 器件和文档支持
12.1 器件支持
12.1.1 开发支持
关于此产品的开发支持，请参见以下内容：
• 高侧 V-I 转换器，0V 至 2V，0mA 至 100mA，1% 满量程误差，TIPD102
• 低电平 V-I 转换器参考设计，0V 至 5V 输入，0µA 至 5µA 输出，TIPD107
• 18位、1MSPS、串行接口、微功耗、真正差分输入 SAR ADC，ADS8881
• 超低功耗、高速、轨到轨输入/输出、电压反馈运算放大器，THS4281
• 优化为最低失真、最低噪声、18 位、1MSPS 的数据采集参考设计，TIPD115
• 自校准 16 位模数转换器，ADS1100
• 最高 20ppm/℃、100µA、SOT23-3 系列电压基准，REF3130
12.2 文档支持
12.2.1 相关文档
相关文档如下：
• 《QFN/SON PCB 连接》，SLUA271
• 《四方扁平无引线逻辑器件封装》，SCBA017
12.3 相关链接
表 1 列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链
接。
表 1. 相关链接
器件
产品文件夹
样片与购买
技术文章
工具与软件
支持与社区
TLV333
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
TLV2333
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
TLV4333
请单击此处
请单击此处
请单击此处
请单击此处
请单击此处
12.4 社区资源
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.5 商标
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.6 静电放电警告
这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损
伤。
18
版权 © 2015, Texas Instruments Incorporated
TLV333, TLV2333, TLV4333
www.ti.com.cn
ZHCSEE6 – DECEMBER 2015
12.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 机械、封装和可订购信息
以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对
本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。
版权 © 2015, Texas Instruments Incorporated
19
重要声明
德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据
JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售
都遵循在订单确认时所提供的TI 销售条款与条件。
TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使
用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。
TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，
客户应提供充分的设计与操作安全措施。
TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权
限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用
此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。
对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行
复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。
在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明
示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。
客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法
律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障
及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而
对 TI 及其代理造成的任何损失。
在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用
的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。
TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。
只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面
向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有
法律和法规要求。
TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要
求，TI不承担任何责任。
产品
应用
数字音频
www.ti.com.cn/audio
通信与电信
www.ti.com.cn/telecom
放大器和线性器件
www.ti.com.cn/amplifiers
计算机及周边
www.ti.com.cn/computer
数据转换器
www.ti.com.cn/dataconverters
消费电子
www.ti.com/consumer-apps
DLP® 产品
www.dlp.com
能源
www.ti.com/energy
DSP - 数字信号处理器
www.ti.com.cn/dsp
工业应用
www.ti.com.cn/industrial
时钟和计时器
www.ti.com.cn/clockandtimers
医疗电子
www.ti.com.cn/medical
接口
www.ti.com.cn/interface
安防应用
www.ti.com.cn/security
逻辑
www.ti.com.cn/logic
汽车电子
www.ti.com.cn/automotive
电源管理
www.ti.com.cn/power
视频和影像
www.ti.com.cn/video
微控制器 (MCU)
www.ti.com.cn/microcontrollers
RFID 系统
www.ti.com.cn/rfidsys
OMAP应用处理器
www.ti.com/omap
无线连通性
www.ti.com.cn/wirelessconnectivity
德州仪器在线技术支持社区
www.deyisupport.com
IMPORTANT NOTICE
邮寄地址： 上海市浦东新区世纪大道1568 号，中建大厦32 楼邮政编码： 200122
Copyright © 2016, 德州仪器半导体技术（上海）有限公司
PACKAGE OPTION ADDENDUM
www.ti.com
2-Mar-2016
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TLV2333ID
PREVIEW
SOIC
D
8
TBD
Call TI
Call TI
-40 to 125
TLV2333IDGKR
ACTIVE
VSSOP
DGK
8
2500
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
12Z6
TLV2333IDGKT
ACTIVE
VSSOP
DGK
8
250
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
12Z6
TLV2333IDR
ACTIVE
SOIC
D
8
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
TLV233
TLV333IDBVR
ACTIVE
SOT-23
DBV
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
12YD
TLV333IDBVT
ACTIVE
SOT-23
DBV
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
12YD
TLV333IDCKR
ACTIVE
SC70
DCK
5
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
12B
TLV333IDCKT
ACTIVE
SC70
DCK
5
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
12B
TLV333IDR
ACTIVE
SOIC
D
8
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
TLV333
TLV4333IDR
ACTIVE
SOIC
D
14
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TLV4333
TLV4333IPWR
ACTIVE
TSSOP
PW
14
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TLV4333
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
2-Mar-2016
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
重要声明
德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据
JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售
都遵循在订单确认时所提供的TI 销售条款与条件。
TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使
用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。
TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，
客户应提供充分的设计与操作安全措施。
TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权
限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用
此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。
对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行
复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。
在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明
示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。
客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法
律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障
及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而
对 TI 及其代理造成的任何损失。
在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用
的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。
TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。
只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面
向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有
法律和法规要求。
TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要
求，TI不承担任何责任。
产品
应用
数字音频
www.ti.com.cn/audio
通信与电信
www.ti.com.cn/telecom
放大器和线性器件
www.ti.com.cn/amplifiers
计算机及周边
www.ti.com.cn/computer
数据转换器
www.ti.com.cn/dataconverters
消费电子
www.ti.com/consumer-apps
DLP® 产品
www.dlp.com
能源
www.ti.com/energy
DSP - 数字信号处理器
www.ti.com.cn/dsp
工业应用
www.ti.com.cn/industrial
时钟和计时器
www.ti.com.cn/clockandtimers
医疗电子
www.ti.com.cn/medical
接口
www.ti.com.cn/interface
安防应用
www.ti.com.cn/security
逻辑
www.ti.com.cn/logic
汽车电子
www.ti.com.cn/automotive
电源管理
www.ti.com.cn/power
视频和影像
www.ti.com.cn/video
微控制器 (MCU)
www.ti.com.cn/microcontrollers
RFID 系统
www.ti.com.cn/rfidsys
OMAP应用处理器
www.ti.com/omap
无线连通性
www.ti.com.cn/wirelessconnectivity
德州仪器在线技术支持社区
www.deyisupport.com
IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated