EE 367 – Logic Design Lecture #2 Logic Design Tools

advertisement
EE 367 – Logic Design
Lecture #2
•
Agenda
1. Logic Design Tools
•
Announcements (Friday, 1/18)
1. No Class Monday (1/21), MLK Holiday
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 1
Logic Design Tools
•
MS Visio
- a generic drawing program.
- industry is converging on this program for documentation.
- has built in shape libraries, including analog/digital logic.
- we’ll use it for this class to create clean schematics.
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 2
1
Logic Design Tools
•
MS Visio
Predefined
Shapes
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 3
Logic Design Tools
•
ModelSim (by Mentor Graphics)
- an HDL Simulation (VHDL and Verilog)
- widely used in industry
- has color-coded text editing for keywords
- has console for verification reporting
- we’ll use for homework & before FPGA synthesis.
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 4
2
Logic Design Tools
•
ModelSim
Simulation Waveform
Project
Navigator
Console
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 5
Logic Design Tools
•
ModelSim
Text Editor
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 6
3
Logic Design Tools
•
Xilinx ISE
- Integrated Software Environment (ISE)
- Implementation tool
- compile / simulate
- synthesis
- technology mapping
- place and route
- back annotation for post-route simulation and timing verification
- can do similar simulation as in ModelSim
- this is where we :
- select FPGA to target
- assign signal pins
- set timing constraints
- set placement constraints
- set routing constraints
- generate programming file
- download file to FPGA, EEprom, or CPLD using the JTAG interface.
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 7
Logic Design Tools
•
Xilinx ISE
Sources
Window
Edit/View
Window
Processes
Window
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 8
4
Logic Design Tools
•
Xilinx ISE
Resource
Usage
Package
View
Pin
Assignments
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 9
Logic Design Tools
•
Xilinx ISE
Routing
Editor
HDL or
Schematic
Entry
EE 367 – Logic Design
Spring 2008
Lecture #2
Page 10
5
Download