BIBLIOGRAPHY
1. M. J. S. Smith, “Application Specific integrated Circuits”, Addison – Wesley,
1997.
2. J. P. Huber and Mark W. Rosneck, “Successful ASIC Design the First Time
Through”, Van Nosstrand Reinhold, New York, 1991.
3.
V.L. Burton, “The Programmable Logic Device Handbook”, Blue Ridge
Summitt PA, Tab book, 1990.
4.
B. Dipert, “ Low-cost programmable logic: How low should you go?” EDN,
March 16 2000.
5. G. Bostok, “Programmable Logic Handbook”, Collins Professional Books, 1987.
6. J. Bhasker, “VHDL Primer”, Prentice Hall Series of Innovative Technology,
1999.
7. D. R. Coelho, “The VHDL Handbook”, Kluwer Academic Publisher, 1989.
8. J. Villasenor and W.H. Mangione-Smith, “Configurable Computing”, Scientific
American, June 1997, pp 66-71.
9. W. H. Mangione-Smith et. al., “Seeking Solutions in Configurable Computing”,
Computer, Vol.30, No.12, 1997, pp 38-43.
10. E. Waingold et al., “Baring It All to Software: Raw Machines”, Computer,
Vol.30, No.9, 1997, pp 86-93.
11. Fermi National Accelerator Laboratory, Profile
12. F. Abe et al., Phys. Rev. Letter 74: 2626-2631, 1995.
13. S. Abachi et al., Phys Rev. Letter 74: 2632-2637, 1995.
191
14. G. C. Blazey, “The D0 Run II Trigger”, Department Of Physics, Northern Illinois
University, DeKalb, Illinois.
15. “A Silicon Track Trigger for the DØ Experiment in Run II - Proposal to Fermilab
– D0 note 3516”, September 1998.
16. J. T. Linnemann, “The D0 Level 2 Trigger”, Proceedings of the 2000 Meeting of
the Division of Particles and Field of the American Physical Society, Columbus,
Ohio, August 2000.
17. W. Earle, E. Hazen, U. Heintz, M. Narain, “Specification for the STC
Daughtercard”, Technical Report by Physics Department, Boston University
February 15 2000.
18. S. Lolage, K. A. Meyers, R. Brown, R. Perry, “VHDL Implementation of the
Baseline Centroid Finder Algorithm”, Internal Presentation report, Electrical and
Computer Engineering Department, FAMU-FSU COE, January 2000.
19. W.E. Earle, E. Hazen, M. Narain, U. Heintz, “Specifications for One Channel of
the STC Logic”, Technical report by Physics Department, Boston University,
June 22 2000.
20. ALTERA, “Data Sheet for APEX20K, Programmable logic Device Family”,
version 2.06, March 2000.
192