6.976 High Speed Communication Circuits and Systems Lecture 9 Low Noise Amplifiers

advertisement
6.976
High Speed Communication Circuits and Systems
Lecture 9
Low Noise Amplifiers
Michael Perrott
Massachusetts Institute of Technology
Copyright © 2003 by Michael H. Perrott
Narrowband LNA Design for Wireless Systems
Zin
From Antenna
and Bandpass
Filter
ƒ
PC board
trace
Package
Interface
Zo
To Mixer
LNA
Design Issues
- Noise Figure – impacts receiver sensitivity
- Linearity (IIP3) – impacts receiver blocking performance
- Gain – high gain reduces impact of noise from components
that follow the LNA (such as the mixer)
- Power match – want Z = Z (usually = 50 Ohms)
- Power – want low power dissipation
- Bandwidth – need to pass the entire RF band for the
intended radio application (i.e., all of the relevant channels)
- Sensitivity to process/temp variations – need to make it
in
o
manufacturable in high volume
M.H. Perrott
MIT OCW
Our Focus in This Lecture
Zin
From Antenna
and Bandpass
Filter
ƒ
ƒ
ƒ
ƒ
ƒ
PC board
trace
Zo
Package
Interface
To Mixer
LNA
Designing for low Noise Figure
Achieving a good power match
Hints at getting good IIP3
Impact of power dissipation on design
Tradeoff in gain versus bandwidth
M.H. Perrott
MIT OCW
Our Focus: Inductor Degenerated Amp
Source
inout
Rs
ens
Lg
Zgs
Source
Rs
vgs
Cgs
gmvgs
indg
Ldeg
Iout
Lg
M1
vin
Ldeg
Vbias
ƒ
Same as amp in Lecture 7 except for inductor degeneration
- Note that noise analysis in Tom Lee’s book does not include
inductor degeneration (i.e., Table 11.1)
M.H. Perrott
MIT OCW
Recall Small Signal Model for Noise Calculations
iout
Iout
G
G
D
S
Zg
D
Zg
Zgs
vgs
Cgs
gmvgs
indg
Zdeg
S
Zdeg
M.H. Perrott
MIT OCW
Key Assumption: Design for Power Match
Zin
Iout
Lg
vin
Rs
Vbias
ƒ
M1
Ldeg
Input impedance (from Lec 6)
Real!
ƒ
Set to achieve pure resistance = Rs at frequency wo
M.H. Perrott
MIT OCW
Process and Topology Parameters for Noise Calculation
Source
inout
Rs
ens
Lg
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
ƒ
Process parameters
ƒ
Circuit topology parameters Zg and Zdeg
- For 0.18µ CMOS, we will assume the following
M.H. Perrott
MIT OCW
Calculation of Zgs
Source
inout
Rs
ens
Lg
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
M.H. Perrott
MIT OCW
Calculation of η
Source
inout
Rs
ens
Lg
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
= Rs
M.H. Perrott
MIT OCW
Calculation of Zgsw
ƒ
By definition
ƒ
Calculation
M.H. Perrott
MIT OCW
Calculation of Output Current Noise
ƒ
Step 3: Plug in values to noise expression for indg
M.H. Perrott
MIT OCW
Compare Noise With and Without Inductor Degeneration
Source
inout
Rs
ens
Lg
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
ƒ
From Lecture 7, we derived for Ldeg = 0, wo2 = 1/(LgCgs)
ƒ
We now have for (gm/Cgs)Ldeg = Rs, wo2 = 1/((Lg + Ldeg)Cgs)
M.H. Perrott
MIT OCW
Derive Noise Factor for Inductor Degenerated Amp
Source
inout
Rs
ens
Lg
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
ƒ
Recall the alternate expression for Noise Factor derived in
Lecture 8
ƒ
We now know the output noise due to the transistor noise
- We need to determine the output noise due to the source
resistance
M.H. Perrott
MIT OCW
Output Noise Due to Source Resistance
Source
inout
Rs
ens
Lg
Zin
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
M.H. Perrott
MIT OCW
Noise Factor for Inductor Degenerated Amplifier
Noise Factor scaling coefficient
M.H. Perrott
MIT OCW
Noise Factor Scaling Coefficient Versus Q
Noise Factor Scaling Coefficient Versus Q for 0.18 µ NMOS Device
7
Achievable values as
a function of Q under
the constraints that
1
= wo
(Lg+Ldeg)Cgs
gm
L = Rs
Cgs deg
Noise Factor Scaling Coefficient
6.5
6
5.5
5
4.5
3.5
3
2.5
1
M.H. Perrott
c = -j0
4
Note:
1
Q=
2RswoCgs
c = -j0.55
c = -j1
1.5
2
2.5
3
Q
3.5
4
4.5
5
MIT OCW
Achievable Noise Figure in 0.18µ with Power Match
ƒ
Suppose we desire to build a narrowband LNA with
center frequency of 1.8 GHz in 0.18µ CMOS (c=-j0.55)
- From Hspice – at V
gs =
1 V with NMOS (W=1.8µ, L=0.18µ)
ƒ measured gm =871 µS, Cgs = 2.9 fF
- Looking at previous curve, with Q ≈ 2 we achieve a Noise
Factor scaling coefficient ≈ 3.5
M.H. Perrott
MIT OCW
Component Values for Minimum NF with Power Match
ƒ
Assume Rs = 50 Ohms, Q = 2, fo = 1.8 GHz, ft = 47.8 GHz
-C
-L
-L
M.H. Perrott
gs
calculated as
deg
g
calculated as
calculated as
MIT OCW
Id
Vgs
M1
1.8µ
W
=
L
0.18µ
gm and gdo (milliAmps/Volts) and Vgs (Volts)
Have We Chosen the Correct Bias Point? (Vgs = 1V)
4.5
Vgs , gm , and gdo versus Current Density for 0.18µ NMOS
Chosen bias
point is Vgs = 1 V
4
3.5
3
2.5
Lower power Higher power
Higher ft
Lower ft
Lower IIP3
Higher IIP3
gdo
gdo
Lower g
Higher g
m
m
gdo
2
Vgs
1.5
gm
1
0.5
0
0
100
200
300
400
500
600
700
Current Density (microAmps/micron)
ƒ
Note: IIP3 is also a function of Q
M.H. Perrott
MIT OCW
Calculation of Bias Current for Example Design
ƒ
Calculate current density from previous plot
ƒ
Calculate W from Hspice simulation (assume L=0.18 µm)
ƒ
- Could also compute this based on C
ox
value
Calculate bias current
- Problem: this is not low power!!
M.H. Perrott
MIT OCW
We Have Two “Handles” to Lower Power Dissipation
ƒ
Key formulas
ƒ
Lower current density, Iden
ƒ
Lower W
- Benefits
- Negatives
- Benefit: lower power
- Negatives
M.H. Perrott
MIT OCW
Id
Vgs
M1
1.8µ
W
=
L
0.18µ
gm and gdo (milliAmps/Volts) and Vgs (Volts)
First Step in Redesign – Lower Current Density, Iden
4.5
Vgs , gm , and gdo versus Current Density for 0.18µ NMOS
New bias
point is Vgs = 0.8 V
4
3.5
gdo
3
2.5
2
Vgs
1.5
gm
1
0.5
0
0
100
200
300
400
500
600
700
Current Density (microAmps/micron)
ƒ
Need to verify that IIP3 still OK (once we know Q)
M.H. Perrott
MIT OCW
Recalculate Process Parameters
ƒ
ƒ
Assume that the only thing that changes is gm/gdo and ft
- From previous graph (I
den
= 100 µ A/µ m)
We now need to replot the Noise Factor scaling
coefficient
- Also plot over a wider range of Q
Noise Factor scaling coefficient
M.H. Perrott
MIT OCW
Update Plot of Noise Factor Scaling Coefficient
Noise Factor Scaling Coefficient Versus Q for 0.18 µ NMOS Device
18
Noise Factor Scaling Coefficient
16
14
12
10
Achievable values as
a function of Q under
the constraints that
1
= wo
(Lg+Ldeg)Cgs
gm
L = Rs
Cgs deg
8
c = -j0.55
6
c = -j0
Note:
1
Q=
2RswoCgs
4
c = -j1
2
M.H. Perrott
1
2
3
4
5
Q
6
7
8
9
10
MIT OCW
Second Step in Redesign – Lower W
ƒ
Recall
ƒ
Ibias can be related to Q as
ƒ
We previously chose Q = 2, let’s now choose Q = 6
- Cuts power dissipation by a factor of 3!
- New value of W is one third the old one
M.H. Perrott
MIT OCW
Power Dissipation and Noise Figure of New Design
ƒ
Power dissipation
- At 1.8 V supply
ƒ
Noise Figure
- f previously calculated, get scaling coeff. from plot
t
M.H. Perrott
MIT OCW
Updated Component Values
ƒ
Assume Rs = 50 Ohms, Q = 6, fo = 1.8 GHz, ft = 42.8 GHz
-C
-L
-L
M.H. Perrott
gs
calculated as
deg
g
calculated as
calculated as
MIT OCW
Inclusion of Load (Resonant Tank)
ƒ
Add output load to achieve voltage gain
- Note: in practice, use cascode device
LL
ƒ We’re ignoring Cgd in this analysis
Rs
vin
Rs
RL
Iout
CL
vout
inout
iout
Lg
Zin
LL
Lg
ens
RL
CL
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
Vout
M1
vin
Ldeg
Vbias
M.H. Perrott
MIT OCW
Calculation of Gain
ƒ
Assume load tank resonates
at frequency wo
LL
RL
CL
vout
inout
Rs
vin
ƒ
Assume Zin = Rs
M.H. Perrott
ens
iout
Lg
Zin
Zgs
vgs
Cgs
gmvgs
indg
Ldeg
MIT OCW
Setting of Gain
ƒ
Parameters gm and Q were set by Noise Figure and IIP3
considerations
- Note that Q is of the input matching network, not the
amplifier load
ƒ
RL is the free parameter – use it to set the desired gain
- Note that higher R
for a given resonant frequency and
capacitive load will increase QL (i.e., Q of the amplifier
load)
ƒ There is a tradeoff between amplifier bandwidth and gain
Generally set RL according to overall receiver noise and
IIP3 requirements (higher gain is better for noise)
ƒ Very large gain (i.e., high QL) is generally avoided to
minimize sensitivity to process/temp variations that will shift
the center frequency
L
M.H. Perrott
MIT OCW
The Issue of Package Parasitics
Noise
Voltage
LL
Equivalent
Source
Rs
RL
CL
Vout
Lext Lbondwire3
Noise
Current
Mixer and
Other Circuits
M1
vin
Ldeg
Vbias
Noise
Voltage
ƒ
Lbondwire2
Noise
Current
Lbondwire1
Bondwire (and package) inductance causes two issues
- Value of degeneration inductor is altered
Noise from other circuits couples into LNA
M.H. Perrott
MIT OCW
Differential LNA
LL
Rs
RL
CL
Vout
Lg
M1
vin
Ldeg
CL
RL
LL
Vout
Ldeg
Lg
M2
2
-vin
2
Vbias
ƒ
Rs
Ibias
Advantages
- Value of L is now much better controlled
- Much less sensitivity to noise from other circuits
deg
ƒ
Disadvantages
- Twice the power as the single-ended version
- Requires differential input at the chip
M.H. Perrott
MIT OCW
Note: Be Generous with Substrate Contact Placement
To Ldeg
To Lg
GND
To amplifer
load
GND
G
D
S
Substrate
Contact
N+
enRsub
enRsub
Hot electrons and
other noise
ƒ
Rsub
Substrate
Contact
N+
P-
Rsub
Hot electrons and
other noise
Having an abundance of nearby substrate contacts
helps in three ways
- Reduces possibility of latch up issues
- Lowers R and its associated noise
ƒ Impacts LNA through backgate effect (g )
- Absorbs stray electrons from other circuits that will
sub
mb
ƒ
otherwise inject noise into the LNA
Negative: takes up a bit extra area
M.H. Perrott
MIT OCW
Another CMOS LNA Topology
ƒ
Consider increasing gm for a given current by using
both PMOS and NMOS devices
- Key idea: re-use of current
gm1+gm2
Id
gm
M1
W/L
ƒ
(1/2)W/L
Id
Id/2
M1
(1/2)W/L
Id/2
gm1+gm2
M2
M2
Id/2
Id/2
(1/2)W/L
(1/2)W/L
Issues
M1
- PMOS device has poorer transconductance than NMOS
for a given amount of current, and f is lower
- Not completely clear there is an advantage to using this
t
technique, but published results are good
ƒ See A. Karanicolas, “A 2.7 V 900-MHz CMOS LNA and
Mixer”, JSSC, Dec 1996
M.H. Perrott
MIT OCW
Biasing for LNA Employing Current Re-Use
Stage 1
M4
Rbig1
Stage 2
M2
Vout1
Vout2
Ibias
Vrf
Matching
Network
Rbig2
Cbig1
M1
Cbig2
ƒ
ƒ
ƒ
M3
Cbig3
opamp
Vref
PMOS is biased using a current mirror
NMOS current adjusted to match the PMOS current
Note: not clear how the matching network is achieving
a 50 Ohm match
- Perhaps parasitic bondwire inductance is degenerating
M.H. Perrott
the PMOS or NMOS transistors?
MIT OCW
Broadband LNA Design
Zin
High Speed
Broadband
Signal
ƒ
ƒ
ƒ
PC board
trace
Zo
Package
Interface
LNA
Most broadband systems are not as stringent on their
noise requirements as wireless counterparts
Equivalent input voltage is often specified rather than a
Noise Figure
Typically use a resistor to achieve a broadband match
to input source
- We know from Lecture 8 that this will limit the noise figure
ƒ
to be higher than 3 dB
For those cases where low Noise Figure is important,
are there alternative ways to achieve a broadband
match?
M.H. Perrott
MIT OCW
Recall Noise Factor Calculation for Resistor Load
Source
Source
Rs
Rs
enRs
enRL
vin
RL
vout
ƒ
Total output noise
ƒ
Total output noise due to source
ƒ
Noise Factor
M.H. Perrott
RL
vnout
MIT OCW
Noise Figure For Amp with Resistor in Feedback
Rf
Source
Source
Rs
Rs
A
Vin
Vref
Vout
Rf
enRf
enRs
incremental
ground
A
ƒ
Total output noise (assume A is large)
ƒ
Total output noise due to source (assume A is large)
ƒ
Noise Factor
M.H. Perrott
Vnout
MIT OCW
Input Impedance For Amp with Resistor in Feedback
Source
Rf
enRf
enRs
Rs
A
Vnout
Zin
ƒ
Recall from Miller effect discussion that
ƒ
If we choose Zin to match Rs, then
ƒ
Therefore, Noise Figure lowered by being able to
choose a large value for Rf since
M.H. Perrott
MIT OCW
Example – Series-Shunt Amplifier
Rin
Rs
vin
Rout
Rf
vx
Vbias
ƒ
ƒ
RL
vout
M1
R1
Recall that the above amplifier was analyzed in
Lecture 5
Tom Lee points out that this amplifier topology is
actually used in noise figure measurement systems
such as the Hewlett-Packard 8970A
- It is likely to be a much higher performance transistor
than a CMOS device, though
M.H. Perrott
MIT OCW
Download